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1. Introduction and Scope 
Digital flight control systems for aircraft and spacecraft perform life or mission 
critical functions. Extremely high reliability requirements must be established and 
demonstrated for these systems. To meet the reliability and performance require- 
ments, systems become complex. Complexity and demanding requirements combine to 
render the validation of system reliability difficult. Testing, sufficient to establish the 
high reliability of these systems, is not feasible. Consequently, sophisticated reliability 
modeling tools based on analytic models are needed to predict and validate reliability 
for both the design and development phases of fault tolerant systems. Reliability 
modeling tools depend upon the accurate determination of various model parameters 
such as fault coverage and fault latency. When system testing to determine such 
parameters is precluded, computer simulations can be used in some circumstances to 
stand-in for a system. This report describes the preparation for, conduct of, and results 
of a simulation-based fault injection experiment conducted using the  AIRLAB Diagnos- 
tic Emulation (DE) facilities. 
The primary objective of this experiment was to determine the effectiveness of the  
diagnostic self test sequences used t o  uncover latent faults in a logic network providing 
the key fault tolerance features for a flight control computer. Since this experiment 
resulted in the most extensive use of the AIRLAB Diagnostic Emulation facilities to 
date, a secondary, but  essential, objective was to develop methods, tools, and tech- 
niques for conducting the experiment. 
In this experiment, more than 1600 faults were injected into a logic gate level 
model of the Data  Communicator/Interstage (C/I), a key component in the  Charles 
Stark Draper Laboratories (CSDL) Fault  Tolerant Processor (FTP). For each fault 
injected, diagnostic self test sequences consisting of over 300 test vectors were supplied 
to the C/I model as inputs. For each test vector within a test sequence, the  outputs  
from the C/I model were compared to the outputs  of a fault free C/I. If the outputs  
differed, the fault  was considered detectable for the given test vector. These results 
were then analyzed to determine the effectiveness of various test sequences, to identify 
latent faults, and to identify opportunities for improving the performance of the diag- 
nostic test sequences. Figure 1.1 diagrams the  essential elements of the experiment 
(1  wign. 
The Data Communicator/Interstage of the FTP was selected because of the fol- 
lowing: 
1. the C/I network provides for the critical fault 
tolerance features of input source congruency, error 
masking, error reporting and system reconfiguration, 
i 
3. the qiiadriplex C/I network used the full capacity of 
lhe AIRLAB Diagnostic Emulator, 
3. docurrieritation for the C/I design at the logic gate level 
was available, and 
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4. the results of the experiment could provide valuable 
information about the FTP design. 
To prepare for and complete this experiment, several major issues had to be con- 
sidered. Chief among these were design capture for a complex network; validation of 
the model derived from the design capture; analyses and decisions tha t  reduced the  
required simulation time while preserving essential information; the design of test  
sequences for a complex s ta te  network; the applicability of fault models for LSI tech- 
nology; the complexity management issues associated with modeling, validating, and 
simulating a large network; CAD tools and procedures to handle the complexity 
management problems; techniques to maintain da ta  integrity for extended simulations; 
techniques for improving fault coverage and latency; and performance measures and  
techniques for analyzing the effectiveness of test vectors. Each of these issues can 
develop into significant problem areas as system complexity increases with the 
advancement of integrated circuit and computer architecture technology. Specifically, 
simulation methods, techniques, and associated tools will have to advance to meet the 
demands of computer technology. Moreover, validation research in general will be sig- 
nificantly impacted by some of these issues. 
Section 2 of this report provides an overview of the  C/I design and discusses the  
gate model used for various parts of the  C/I. Section 3 describes the various activities 
involved in the experiment preparation process. Among the activities discussed are 
design capture, test sequence design, and model validation. In section 4, the  conduct 
of the experiment is reviewed and the results are presented and analyzed. Section 5 
provides a summary of experiment results, a review of lessons learned from conducting 
the experiment and a discussion of extensions to this experiment. 
. 
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2. Overview of the Data Communicator/Interstage and +.he Associated Gate 
Level Model 
2.1. Functional Description[l] [2] [3] 
The Data Communicator/Interstage (C/I), which was modeled in this experiment, 
provides the Fault Tolerant Processor (FTP) with certain key fault tolerance mechan- 
isms. These mechanisms include circuitry to support  the correct replicatim of simplex 
source da ta  in all good FTP channels, to detect and mask errors in a single FTP chan- 
nel, and to support FTP reconfiguration by blocking out  faulty channels. 
I 
Figure 2.1 shows a quadriplex FTP. 
Figure 2.2 shows the da ta  exchange network associated with a quadriplex FTP. 
Each channel, A, B, C, or D, has a transmit and receive register which can be accessed 
by the input /output  processor (IOP) or computational processor (CP) via a shared 
memory bus. 
Simplex source data,  t ha t  is, da ta  available to one FTP channel may be distri- 
buted correctly to  all good FTP channels by using a FROM Xexchange. Referring to 
figure 2.2, a FROM A exchange, for example, will cause the da t a  word in the  communi- 
cator transmit register of channel A to be distributed to all other d a t a  communicators 
via the cross channel links. Data  transfers between communicators and interstages are 
byte serial with t w o  bytes comprising a da ta  word. Data  distributed to each communi- 
cator are passed to  associated interstages. 
Each interstage replicates the da ta  and passes a copy to each communicator. 
Each communicator votes the data  received from each interstage and writes the voted 
da ta  into the Receive Register. The Receive Registers are then read by the  associated 
channel processor. In this matter,  simplex source d a t a  from channel A is replicated in 
all good processor channels. FROM B, FROM C, and FROM D exchanges occur in a 
similar manner except t ha t  the source channel is B, C, or D respectively. 
If each channel has da ta  which requires voting for fault masking, a FROM OWN 
exchange can be executed. Each channel places its copy of the da ta  to be voted into 
its respective Transmit Registers. Data words are transmitted to the respective inter- 
stages which in turn replicate the da t a  and distribute the copies to each communica- 
tor. Each communicator votes all copies of the da ta  and returns the voted result to 
tlicl Receive Register for subsequent reading by i ts  associated computer. 
Errors detected during the voting process of an exchange are recorded in the 
Status  Registers of each communicator. The Status  Registers of each communicator 
rmi tw rcwl hy their associated processors. It is intended tha t  these error reports be 
iise(1 by tlic FTP to determine and isolate faulty channels. 
A write only Mask Register allows a channel to be excluded from the voting pro- 
Tlie rapability to execute exchanges which by-pass the interstage and voter is pro- 
cess. 
vided for network testing. 
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Table 2.1 lists the transactions on operating tha t  can be executed by the commun- 
ic ator. 
FROM A Exchange 
FROM B Exchange 
FROM C Exchange 
FROM D Exchange 
FROM OWN Exchange 
READ Receive Register 
WRITE Receive Register 
WRITE Mask Register 
READ FROM A Status  Register 
READ FROM B Status  Register 
READ FROM C Status  Register 
READ FROM D Status  Register 
READ FROM OWN Status  Register 
Table 2.1. Data Communicator Operations 
2.2. Circuit Description and Modeling Issues 
Figure 2.3 is a functional block diagram for the C/I. Each area and the associated 
gate level models will be described in the following paragraphs. 
The  processor interface consists of receivers for the 20 bit processor address bus; 
16 bit bidirectional tri-state da t a  bus driver/receivers; and receivers or drivers as 
required for processor control signals, da t a  acknowledge, read/write, system reset, sys- 
tem clock and fault tolerant clock. 
For purposes of simplifying the simulation model, the processor address bits asso- 
ciated with the base address for the memory mapped da ta  communicator were consoli- 
dated into a single communicator select bit. This consolidation reduced the size of the 
input  files for the simulation and speeded the simulation run time. A single and gate 
(address decoder) and the several address bit receivers were modeled as a single 
receiver. No essential fault coverage information was lost by this simplification. 
The bidirectional processor da ta  bus was modeled as separate input and output  
ports because the Diagnostic Emulator had capability for either input or output  con- 
nections. No essential fault coverage information was lost due to this modeling restric- 
tion. 
-7- 
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The Local Data Bus is a 16 bit tri-state bus used to communicate as follows: 
From Processor Bus to  Transmit Register 
From Processor Bus to  Mask Register (5 bits) 
From Processor Bus to Receive Register 
From Receive Register to Processor Bus 
From Status  Register (5 bits) to Processor Bus 
From Status  Register (5 bits) to Current Status  Update Logic 
From Result Bus to Receive Register Most Significant Byte 
From Result Bus to Receive Register Least Significant Byte 
From Transmit Register Most Significant Byte to Transmit 
Register Least Significant Byte 
This bus was modeled by use of a n d  gates at each da ta  source, enabled by the 
appropriate source enable signal, and by an  or gate to  combine the various data 
sources to  one signal line. The resulting model was functionally equivalent to a tri- 
s ta te  bus. The or function is a phantom gate in tha t  there is no identifiable device in 
the network to which it can be associated. Despite its phantom nature, stuck-at zero 
faults were asserted on these devices during simulation to cover certain kinds of bus 
faults. 
The Transmit Register, Mask Register and Receive Register are all implemented 
with 74LS374 octal D-type latches with tri-state outputs.  The  storage portion of these 
devices were modeled directly as D-type flip-flops and the tri-state ou tput  portion were 
modeled as a n d  gates feeding an appropriate bus or gate as indicated in the previous 
p R r agrap h . 
The Source Bus communicates da t a  bytes from the Transmit Register to cross 
rhannel l inks  and to  the interstages. Also, da ta  bytes from cross channel links can be 
tr:insff>rrecl to  the interstages. This bus was modeled with a n d  gates and phantom or 
gxtes similar t o  the Local Data Bus. 
‘The cross channel links which distributes da ta  from each communicator Source 
1311s to  all other communicators’ source busses is a bidirectional tri-state bus. The cir- 
cuitry is ctiagrammed in figure 2.4. ,4n adequate model for this is shown in figure 2.5. 
Since this model required a significant number of connections (384) and phantom gates 
(96) and since these particular connections had to be hand edited into the  network, 
the simpler model (192 connections and 0 gates) shown in figure 2.6 was used. This 
decision was based on incomplete analysis which indicated tha t  the model adequately 
-9- 
. captured the network behavior. While da ta  is handled properly by this model, the 
effects of faults in the Source Select logic which supplies the enable signals for the 
cross channel links were not accurately modeled. Consequently, certain gate faults 
were not found by the C/I diagnostics. As discussed in a later chapter, these faults 
cross channel links. 
The States Register file is implemented with two 74LS189 4 x 1 6  bit RAM chips. 
Only 5 status  bits, A error, B error, C error, D error and Quad error, are recorded in 
each of the 5 exchange types. Thus,  only 5x5 of the  potential 8 x 1 6  bits are used for 
the Status  Register file. The  S ta tus  Register was modeled with five, five-bit D-type 
flip-flop registers and with the address decoder and selection logic necessary to direct 
five bits of da ta  to and from these registers. 
The Mask Transform block receives the Mask Register bits (Mask A, Mask B, 
Mask C, Mask D, and Source Lock), the two channel identification (ID) bits, and the  
three exchange type bits to determine which, if any, channel t o  block from the  voter 
logic and to  select the source of d a t a  to be routed to the Receive Register. This func- 
tion is implemented with a 2048X8-bit registered programmable read only memory. 
To model this device directly required tha t  a Diagnostic Emulator overhead feature be 
used. 
da ta  bit  connections are associated with and determined by designated nodes within 
the network being simulated. To access this memory, a change on a designated control 
line will s top normal simulation of the network and will invoke an action which uses 
the s ta te  of the designated address nodes to select a particular location in the  assigned 
memory block and to impose the s ta te  of the bits in this memory location on the desig- 
nated da ta  bit nodes. 
Since this operation is generally slower than  gate simulation and since validation 
of the operation of this PROM was judged to be more difficult than validating an  
simple gate network a t  least until the  rest of the  C/I network could be validated. 
The interstages consist of drivers, receivers, and D-type flip-flops. These devices 
were modeled using the Diagnostic Emulator gate and flip-flop primitives. 
The Source Select, Current Status  Update, Syndrome Or, Voter, and Voter Syn- 
( t r o m e  blocks are implemented using programmable logic arrays (PLA). A diagram of a 
typical PL,I is shown in figure 2.7. The logic equations programmed for each function 
wt’r-e rriotleletl clirectly. Figure 2.8 illustrates one of these functions. The adequacy of 
s tuck-a t  gate fault models for these devices is questionable since certain bridging faults 
h(1twwn conductors carrying the input functions and a cell with the array cannot be 
:Lcciirately represented by s u c h  a simple model. A more elaborate gate model which 
w o u l d  better represent these faults was beyond the scope of this effort. 
ID bits to control the cross channel links. The Voter and Voter Syndrome block 
I would have been found had the more complex and accurate model been used for the 
i 
I 
I This feature assigns a block of memory outside normal device simulation which 
can be used to store the contents of the memory being modeled. Memory address and I 
I 
I 
I equivalent gate network for this case, a decision was made to model this block with a 
I 
I The Source Select block shown in figure 2.3 uses exchange type bits and channel 
I -10- 
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performs the bit-for-bit voting of non-masked da ta  copies and dytects and reports 
errors for non-consistent da ta  copies. These voter related functions are implemented 
i n  four PLA’s with two da ta  bits (dibits) processed by each PLA. The Syndrome Or 
block consolidates errors (syndromes) reported by each Voter Syndrome dibit. The  
Current Status  combines these consolidated errors with the contents of the S ta tus  
Register. 
The final major block is the Control. This block provides the timed control sig- 
nals to direct the operation of the Data  Communicator. It is implemented using three 
2048 X 8-bit registered programmable read only memory devices. Since these devices 
are connected so tha t  particular processor interface control signals, processor interface 
address bits, and certain of their own output  bits are used to control their address 
inputs; a classical s ta te  machine with inputs, outputs,  and internal states is imple- 
mented. This s ta te  machine is depicted in figure 2.9. The circuit is modeled using D 
flip-flops for the PROM register and the  external memory feature of the  Diagnostic 
Emulator. However, it was found tha t  the  contents of the PROM were highly redun- 
dant  and tha t  its size could be reduced to 512 words instead of 2048 words without los- 
ing any capability. Further  reductions were possible but  were not carried out.  Figure 
2.10 shows the s ta te  diagram for the the Write h i t  operation controlled by this s ta te  
machine. Review of this design indicated that,  as a result of the  redundancy in the  
contents of the PROM, the s ta te  machine would require substantial additional testing 
to  establish functionality. The redundancy likely resulted from the use of a high level 
design tool. This observation has implications regarding the use of high level design 
tools for fault tolerant systems. 
Except for the Control block, four complete C/I’s were modeled. Only two Con- 
trol blocks were modeled. One Control block provided control signals for channels B, 
C, and D. The other provided control signals for channel A. The Channel A C/I  was 
the only C/I module faulted in the experiment. In addition to the  four C/I’s, support  
logic which generated fault tolerant clock and processor clock had to be modeled. 
These signals were generated by a simple ring oscillator and a divide by counter. A 
ring counter was used to create a clock whose period in gate delays or event units is 
iipproximately equal to the actual processor clock frequency. The  divide by counter 
used to generate the fault tolerant clock was set at 12 processor clock pulses instead of 
.IO as used in the FTP. This change reduced the required simulation time without los- 
ing essential information. 
Every flip-flop in the C/I model has a pseudo-gate connected in line with its out- 
put so tha t  the flip-flop output  can be faulted. The addition of the pseudo-gate cir- 
crimventeci a Diagnostic Emulator constraint which does not allow flip-flop outputs  to 
I ) ( >  directly faulted. The fault gate was automatically inserted into the netlist by the 
ncbtlist translator software on each occurrence of a flip-flop. Pseudo-gates were 
inserted into the model for each external input to the C/I tha t  went to a flip-flop. 
These inserted gates were used to  satisfy a Diagnostic Emulator requirement t ha t  no 
external input be directly connected to  a flip-flop. Finally, external ou tput  devices 
which ha(] n o  internal connections were connected to  sink gates. The  sink gate 
. 
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connection satisfied the restriction tha t  all devices must have at least one internal con- 
nection. The output  of each sink gate was in turn  connected to one of its own inputs 
to meet this requirement. 
3. Experiment Preparation 
3.1. Introduction[4] [5] 
Most of the effort expended in the experiment was directed toward developing 
and validating the Data  Communicator/Interstage (C/I) gate level model and the asso- 
ciated experiment support  software. This experiment preparation process can be 
divided into several general areas of activity. These areas are 
1. the development and testing of experiment support  software, 
2. the activities associated with learning to use the diagnostic emulator, 
3. the development of a gate level model of the  C/I, 
4. the development of C/I input  sequences tha t  would test the C/I in 
accordance with the C.S. Draper Laboratories C/I diagnostic software 
description, and 
5. the validation of the C/I model. 
A brief description of the process used to set up and use a Diagnostic Emulation 
model will be given in this paragraph. A complete description of the Diagnostic Emu- 
lation portion of this process is given in the  user manual.[4] Figure 3.1 diagrams the 
process. A description of the C/I logic network was created by using FUTURENET, a 
logic schematic capture computer-aided design tool. The resulting network description 
file w a s  translated to a format suitable for input  to the NASA-LaRC Diagnostic Emu- 
lation network initializer. This file, labeled QM-1 network, combined with files 
describing initial values for network nodes sand files establishing external connections 
to the network such as network input and memory da ta  connections, was supplied to a 
network initializer program. The resulting initialized network file, combined with an 
emulation options file and external memory initialization files, was processed by an 
emulation initialization program. The resulting emulation file, along with option files, 
l':iuIt description files, and external input d a t a  files, was used as input to the  emula- 
tion. I f  the FORTRAN Diagnostic Emulation program was to be used, these files were 
i i s ~ d  tlirwtly. If the QM-1 emulation was to be used, these files were converted and 
then transl'erretl to the NANODATA QM-1 machine for execution. The out'put of the 
emulation process wits used to  examine the  behavior of the model during the debug 
and validation phase and to provide the inputs  for post-processing during the experi- 
ment phase. 
The  process described above is shown in more detail in figures 3.2 and 3.3. Note 
that  in figure 3.2 there is a loop through the network initializer, emulation 
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Figure 3.1. Syskem Flow Diagram 
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initialization, memory map creation, external connections, and back. to the network 
initializer. This loop is necessary to  establish the address references required to define 
the external connections file. This part of the process is done once, provided the  net- 
work does not change. Also note tha t  in figure 3.3 the  difference between a VAX 
b'ORTRAN emulation and a NANODATA QM-1 emulation is detailed. 
3.2. Experiment Support Software 
To use the existing Diagnostic Emulator to the  extent required by the experiment, 
a number of new software utilities and tools had to be developed or procured. These 
items included the following: 
1. a FUTURENET schematic capture computer-aided design tool; 
2. a translator to convert FUTURENET netlists t o  a format suitable 
for the Diagnostic Emulation process; 
3. an  expanded set of primitive control features for the  Diagnostic 
Emulator: 
4. a set of programs to facilitate the preparation of Diagnostic 
Emulation options, connection, fault lists, input,  memory, and 
initialization files; 
5 .  a C/I mnemonic instruction translator to aid the preparation of 
C/I diagnostic test sequences; and 
6. a program to analyze the outputs  of the Diagnostic Emulation. 
At  the s tar t  of this project, gate level models of hardware to be emulated had to 
be created using a hardware description language. The  large text file tha t  resulted was 
then translated to  a netlist suitable for Diagnostic Emulation. Creating, maintaining, 
changing, and verifying this large test file was a tedious, time-consuming, and error- 
prone process. The FUTURENET computer-aided schematic capture tools were pur- 
chased to  facilitate the creation of the C/I emulation model or any other hardware 
models. It w a s  felt tha t  these tools would reduce the  effort required for creating, 
rnaintaining, and verifying the C/I model. Since the schematic level is the natural 
level a t  which design engineers work with and document designs, i t  was felt tha t  
models created at  this level would be less subject to errors. 
A software program to convert FUTURENET/TEGAS netlists to the netlist for- 
rniit for  the Diagnostic Emulator was written by RTI  personnel. For the purposes of 
minimizing the resources dedicated to  this conversion software, the devices used in the 
C / I  schematic were restricted to those used by the Diagnostic Emulator. Adding the 
capability to  accept more general devices, which in turn would be translated to Diag- 
nostic Emulator devices, is not precluded by this restriction. 
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To meet the needs of a fault insertion experiment, new control primitives were 
required for the Diagnostic Emulator. The new primitives added were as follows: 
1 .  the capability to assert a stuck-at logic one or zero fault 
on any device output for a defined number of emulation steps, 
2. the capability to provide external logic inputs from an 
input data  file at designated emulation event numbers, 
3. the capability to direct the output of designated logic nodes 
to  an output file, 
4. the capability to assert a fault on a bit in external memory 
arrays, and 
5. the capability to define the length of an emulation run and to 
recycle the emulation using the next fault defined in a fault list. 
The capability to  provide each of these primitive control features had been planned 
but had not been implemented at  the beginning of this effort. These capabilities were 
added to both the VAX FORTRAN emulation and the NANODATA QM-1 emulation. 
The implementation of these software features was done by NASA personnel. 
A C/I mnemonic instruction translator was written to simplify the preparation of 
twt scquences for the experiment. This translator provided the conversion of 
mnemonic representations for each C/I instruction into the proper bit pattern. In 
itddition, pseudo instructions that allowed for defining iterative loops were provided. 
This latter Capability simplified the creation of long test sequences consisting of itera- 
t,ive data values . Table 3.1 shows the mnemonics used. 
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NAME DEFINITION 
VECB 
W C E  
LOOP 
END 
RDRR 
WRCV 
WXMR 
WMSR 
Pseudo op to define s ta r t  of a new test vector 
Pseudo op to define end of a test vector 
Pseudo op to set up a repetitive sequence of C/ I  operations. 
Arguments specify the level of nesting and the iteration 
increments and limits 
Pseudo op to define the end of a loop 
Read receive register 
Write receive register; arguments are da t a  for each C/ I  
Write transmit register; arguments indicate source for each 
C/ I  (A, B, C, D) and da ta  for each 
Write mask register; arguments indicate mask to be written 
for each C / I  
Table 3.1. C/I Instruction Mnemonics 
Emulation outputs  from the experiment were processed to determine the faults 
detected by each test vector. 
3.3. Learning Use of the Diagnostic Emulator and Testing of Software Items 
A simple logic network was used as a vehicle to learn the use of the Diagnostic 
Emulator and to test the various new software items. In addition to simplicity, the 
rietwork was designed to be similar to the C/I and to require the use of all Diagnostic 
fSmiilator primitives in the C/I  model. These primitives include fault insertion, exter- 
rial inputs,  external outputs,  external memory arrays, and each type of logic device. 
Siicccwful setup and emulation of th is  network was an essential first s tep in learning 
t,he usc o f  the Diagnostic Emulator and for validating the new software development 
itcms. 
block diagram of this network is given in figure 3.4. The network was first 
:Lrialyzetl o n  a simple IBM PC-based simulator, EZCAD. The EZCAD results were 
used as a basis for comparing Diagnostic Emulator results. 
3.4. Development of a C/I Gate Level Model 
Some of the circuit details of the C/I  gate level model are discussed in section 2. 
The desired process for creating the model is shown in figure 3.5. In this process, a 
schematic of the entire quad C/T network would be captured using FUTURENET. 
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The resulting netlist would then be converted to a form suitaLle for the Diagnostic 
Emulator. Changes to the model would take place at the schematic entry level and 
would he followed by the translation process. 
A n  at tempt  w a s  made to carry out this process. However, the full quad C/I  net- 
work was too large for certain of the FUTURENET support  tools. Consequently, 
another less desirable process had t o  be employed. The  actual process used is shown 
in figure 3.6. In this process, the full quad C/I was broken into smaller subnets. Each 
subnet was translated and these subnets were concatenated into a larger net. The 
interconnections between subnets  were handled by editing these interconnections into 
the translated net file. While the number of interconnections was small relative to the 
total network, the editing process to produce these interconnections was prone to 
error. Further,  this step made it difficult to return to the  schematic level for model 
checking and for any model changes. This limitation of FUTURENET and the manner 
i n  which the model was created made i t  difficult to realize the full potential of 
computer-aided design capture. Unanticipated model network configuration control 
problems had to  be solved, and checking of certain parts of the model was rendered 
much more difficult since it had to be done at the netlist level. 
An indicator of the potential for difficulties is found in the  network size informa- 
tion. The  full quad C/I network consisted of more than  5000 nodes (devices) and  
15,000 connections. About 20,000 lines of text, or more than  300 pages, were required 
to  list the network. 
This network is relatively small compared to most VLSI designs. The only effec- 
tive way to  deal with such designs is with effective CAD tools. 
3.5. Diagnostic Test Sequences for the Data Communicator/Interstage[6] [7] 
The C/I plays a critical role in FTP fault tolerance by ensuring tha t  all good p r e  
cessors receive identical da ta  values (source congruency), by masking errors, and by 
providing for FTP reconfiguration after faults are detected. An important part  of FTP 
operation is the use of diagnostic test sequences for the C/I  for both pre-mission and 
in-mission testing. These test sequences are used to uncover latent faults. This exper- 
irrieiit w a s  directed toward determining the effectiveness of proposed diagnostic test 
st1qu e 11 res. 
.4 fatilt (lctxaction, isolation, and reconfiguration (FDIR) program is used in FTP. 
I;I>IR provides for hardware implemented fault detection and error reporting, software 
impleniented I'nult isolation based on the analysis of error reports, software imple- 
mented reconfiguration by disabling failed channels, and software implemented self 
tests to  uncover latent faults. The  C/I  is tested with self tests tha t  operate within the 
FDIR function. FDIR tests the C/I with a frequently executed high priority limited 
scope test, called Presence, and a somewhat exhaustive low priority test sequence, 
w h i c h  is executed with a much lower frequency. 
PI [91 
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The Presence test is a simple test tha t  is executed at  the beginning of a processing 
frame to  determine the presence of each processing channel of the FTP. During this 
test, unique da ta  values from each channel are exchanged via the C/I. Correct. 
exchange of a channel’s unique values establishes presence. 
The low priority C / I  self tests of the  FDIR assume tha t  a certain class of C/I 
faults, such as hard errors in the  da t a  path,  will be detected in the normal course of 
processing acd/or  by the  Presence test. Those areas of the C/I logic not stimulated in 
the normal course of operation are the  focus of the  self tests. These areas include error 
detection, error reporting, fault masking, and reconfiguration logic. 
The main components of the  low priority C/I self tests are as follows: 
1. the  Voter PAL Test, 
2. the Mask Transform Test, 
3. the Voter Syndrome Or Test, and 
4. the Current Status  Update Test. 
The C/I  voter is implemented using programmable logic array chips. The  voting 
and error detection logic is contained in the voter PAL chips. Two bits of a data byte 
from each FTP channel are voted within a single PAL package. Four voter PAL pack- 
ages are required for each communicator. The  inputs to these PAL chips include 
dibits from each channel and a mask bit  for each channel, as shown in figure 3.7. The  
Voter PAL Test consists of sequencing through all combinations of inputs to each 
voter PAL chip for both the least and most significant byte of a da ta  exchange. This 
exhaustive test is used because certain failure modes of a PAL can result in any input  
to the chip coupling to any PAL output.  This is true even if the gates associated with 
a given output  are not programmed to accept all input signals. The total number of 
test vectors required for this test are 216. 
The Mask Transform Test targets the channel mask or blocking logic (see figure 
3.8). This logic provides the capability to exclude a channel from the voting process. 
This component of the self test requires 192 test vectors. 
The Voter Syndrome Or Test targets the two PAL chips associated with combin- 
ing the error outputs  of the 4 voter PAL chips. The  test is intended to test only those 
gates not previously tested by the Voter PAL Test. This test was not completely 
(Icfined at  the time of the fault injection experiment. 
’The Current Status  Update Test is intended to  uncover faults in the current 
st,atris lipdate PAL chips (see figure 3.9). In this test, all combinations of da ta  
exchange errors are stimulated by selection of appropriate test vectors. Stimulated 
errors are logged into the S ta tus  Registers. These test vectors are followed by test vec- 
tors that  stimulate additional da ta  exchange errors. The Status Register is then 
checked to determine if it is properly updated. 
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Figure 3.10 illustrates a typical sequence of C/I  transacti ns associat d with sin- 
gle test vector. Three transactions are required to exchange data,  read the results, and  
retrieve the associated error report. This does not include any special setup of the  
Mask Registers and Status  Registers. Once exchange results and error reports are 
obtained, it is necessary for all channels to exchange this data. This allows all good 
channels to arrive at a consensus on the results of a test vector. A total of nine 
exchange and read transactions are required for each vector. Each exchange/read 
transaction pair requires about 10 psec to complete in real time. 
Assuming tha t  the C/I  self test requires approximately 216 test vectors, and  tha t  
the self test is constrained to use only five percent of the  C/I throughput capacity, the  
C/I self test will require approximately two minutes to execute. This time sets a 
bound on the fault latency time for faults detectable via the C/ I  self tests. 
Estimates of the time required to conduct a fault injection experiment using the  
Diagnostic Emulator are of interest. Consider an experiment t ha t  requires the  injec- 
tion of 2000 faults and requires tha t  the C/I self test sequence (about 216 test vectors) 
be executed completely for each fault. Assume tha t  the  NANODATA QM-1 is used. 
Also assume tha t  only the self test transactions must be executed, i.e., the  C/I  
throughput is 100% dedicated to self test for the  experiment. The QM-1 version of the 
Diagnostic Emulator will execute approximately 50,OOO:l slower than  real time for the  
C/I  network. The total simulation time required would be approximately 19 years. If 
the VAX FORTRAN version was used at 106:1 slower than  real time, the  simulation 
would require approximately 3.8 centuries! 
The unacceptably long run times cited in the preceding paragraph provide 
motivation for restricting the extent of an experiment. If the simulation time require- 
ments are reduced by a factor of about 1O00, 200 QM-1 hours would be required. Such 
a simulation time requirement would be well within the feasible range. 
In the planning stage of this experiment, the self test for the  C/ I  used substan- 
tially fewer test vectors. The number of test vectors used by C.S. Draper Laboratories 
(CSDL) at tha t  time would have resulted in reasonable simulation t ime requirements. 
The exhaustive test implemented by the new self tests greatly expanded the  simulation 
time. 
A reduction in simulation time by a factor of 9 can be obtained by recognizing 
that the exchanges required to  share opinions in an actual FTP would not be required 
in an experiment. An additional factor of about 100 was needed and was obtained by 
reducing the number of test vectors. 
Recall that the exhaustive testing addressed certain PAL failure modes. It was 
determined that  these failure modes would not be reflected in a direct gate level model 
o f  the PAL logic. Consequently, the large set of test vectors could be reduced and not 
change the outcome of an experiment based on a gate level model. Further ,  it was 
decided to test the C/I voters only for the quadriplex and triplex configurations and 
only for one of the voter PAL chips. 
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Figure 3.10. Typical C/I Self Test Sequence for a Single Test Vector 
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The tests prepared for the experiment are summarized in figures 3.11 and 3.12. 
‘rests are characterized by the number of test vectors within a test, by the number of 
C/I transactions or instructions required for the test, and by the number of DE simula- 
tion steps required for the test. These tests include about 600 test vectors tha t  are in 
the desired range. Appendix A gives detailed listings of these tests. 
3.6. Validation of the C/I Emulation Model 
The purpose of the validation process was to establish, to the greatest extent pos- 
sible, tha t  the C/I emulation model accurately reflected the behavior of the C/I. Most 
of the funding for this emulation experiment was directed toward this effort. In gen- 
eral, the  validation of a complex model would be difficult. For this experiment, several 
factors further complicated the validation process. 
Ideally, the emulation model for a network would be created automatically from a 
design da ta  base using well-established software programs, and the design verification 
da ta  base of test vectors and results would be available for use. In this experiment, 
design information used to create the emulation model was in the form of a schematic 
drawing and a design description. Furthermore, access to the C/I designer was lim- 
ited. To create the emulation model, the schematic was manually entered into a com- 
puter using a CAD schematic capture tool. The devices used in the design were 
replaced with Diagnostic Emulation gate primitives prior to schematic capture. The 
translation of the netlist for the captured schematic to a form suitable for Diagnostic 
Emulation was accomplished using a software program developed for this experiment. 
As described in section 3.5, certain of the network model interconnections had to be 
established by editing the translated netlist text files. Additional experiment software, 
described in section 3.3, was developed to support the experiment. This software 
included modifications to the Diagnostic Emulator. 
When discrepancies were found during testing/debugging of the model, errors in 
the design capture, errors in the new software, errors in the changes to the Diagnostic 
Emulator, errors in the use of the Diagnostic Emulator, and errors related to modeling 
issues were all candidates for the source of the problem. Engineering analysis based on 
liniited design documentation was required to devise tests for the model, to determine 
the correctness of the responses, and to  devise additional tests for isolating the  source 
of detected errors. 
The 
l,utc.d to 
1 .  
2. 
3. 
additional complications of the validation process for the C/I can be attri- 
the following: 
the s ta tus  of the Diagnostic Emulation facilities in AIRLAB 
(i.e., changes, limitations, and documentation) at the s ta r t  of the 
experiment, 
the design capture process that was employed, 
the development of software to facilitate model development, and 
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0 Voter Tests 
Tested a single voter PAL chip (2 bits) 
in the qua.d and triplex configurations. 
Used both upper and lower bytes to give 
two test vectors per vote. 
0 Mask Transform Tests 
Tested mask transform logic for quad 
and duplex configurations 
0 Current Status Update Test 
Tested the current s ta tus  update PAL 
0 Presence Test 
Equivalent to CSDL “Presence” 
0 Basic Test 
RTI test which tested a range of C/I 
functions beyond “Presence” 
Figure 3.11. Tests Used for Experiment 
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TEST 
NAME I ABBREV XBR VECTORS 
Presence 
Current Status 
Update 
p r esen ce 10 
cstupd 10 
Mask Transform 
Quad 
msktrnq 12 
Mask Transform 
XAXB 
msktrnxaxb 24 
NBR 
INSTRS 
s n4 
STEPS 
62 8400 
64 11900 
Basic I basic I 16 11900 112 
84 9900 
160 19200 
24 I msktrnxcxd I Mask Transform XCXD 160 19200 
772 98000 Voter Test vbOlquadl 
Quad1 
Voter Test v bO 1 quad 2 
Quad2 
772 ~ 98000 
64 I vb013xa Voter Test BO1 3XA 388 ' 48700 
kiii 64 I vb013xb Voter Test BO1 3XB 388 
64 I vb013xc Voter Test BO1 3XC 388 1 48700 
64 I vb013xd Voter Test BO1 3XD 388 ' 48700 
Figure 3.12. Diagnostic Sequences 
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4. the absence of a design verification da ta  base of test vectors and 
responses. 
The effort to validate a model could have been reduced considerably by the appropri- 
ate use of well-established CAD tools tha t  were integrated into the hardware design 
da ta  base. The  uncertainty as to  the possible sources of model discrepancies encoun- 
tered in this first AIRLAB Diagnostic Emulation experiment would be reduced for 
additional experiments. Integration of the  design da ta  base into the Diagnostic Emula- 
tion facilities would eliminate problems associated with design recapture. Finally, 
integration of the design da ta  base would permit the use of the design verification test 
vectors and responses and would reduce the need for the validator/experimenter to 
fully understand the operation of the network modeled and to analyze the detailed 
responses of the network. 
The validation process for the C/I  model relied to some extent on the software 
testing afforded by the emulation of the  simple network described in section 3.3. The 
approach to verifying the C/I  model was to verify the C/I microsequencer logic and to 
then add additional C/I functions. The C/I  microsequencer model was verified using a 
simple IBM PC-based simulator, EZCAD. This simulator provided easy-to-use graphi- 
cal logic analyzer-type outputs.  The microsequencer was verified against its docu- 
mented s ta te  transition diagram for each operation type. A microsequencer model was 
prepared for the VAX FORTRAN Diagnostic Emulator and was verified for each s ta te  
transition and output .  This provided a source of correct control signals for subsequent 
testing of the C/I  model. 
The  full C/I  model tha t  incorporated the verified microsequencer model was 
prepared for the VAX FORTRAN Diagnostic Emulator. This model was tested for 
each operation type with various da ta  inputs. Numerous design recapture errors were 
found and corrected. Next, sequences of operations with various da t a  values were 
emulated. Errors were found and corrected. Finally, all the diagnostic test sequences, 
except for the non-voter tests, were used as the emulator inputs. The emulator output 
for each test sequence was verified for correctness. 
The  QM-1 version of the Diagnostic Emulation was not available when the model 
verification w a s  complete. Consequently, the experiment was started using the VAX 
FORTRAN version. Once the QM-1 version became available, a QM-1 C/I  model was 
prepared. This model was verified against extensive emulation results from the VAX 
b'ORTRAN version for both good circuit and faulted circuit conditions. Non-faulted 
(;/I outputs  for each diagnostic test sequence are included in appendix B. 
Errors stemming from each of the possible sources enumerated above were found 
( 1  \iring the validation process. However, most errors, including the most difficult errors 
to isolate, were traced to the manual editing of interconnections into the large netlist 
text file. 
As noted earlier, the validation part  of this experiment required the most effort. 
Without appropriate CAD tools integrated into the design da ta  base, it would be diffi- 
c u l t  to justify the cost of experiments using other designs of similar complexity. This 
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experiment involved a network of relatively modest complexity (5000 gates) relative to 
modern VLSI (50,000 to 100,000 gates). Standards for verifying the accuracy of net- 
work models are much higher for highly reliable fault tolerant systems. The  only cost- 
effective way to manage the complexity of modern VLSI designs for a highly fault 
tolerant system will be with the use of well-established validated CAD tools tha t  are 
integrated into a common design da ta  base. 
I 4. Diagnostic Emulation Experiment Description and Results 
4.1. General Plan 
The general plan for this experiment is to d o  the following: 
1. emulate at the gate level the Charles Stark Draper Laboratories 
(CSDL) Fault  Tolerant Processor's Communicator/Interstage 
(C/I) hardware using the AIRLAB Diagnostic Emulator facilities, 
2. insert single faults into the gate level model, 
3. for each inserted fault, use the CSDL diagnostic self test 
sequence for the C/I as inputs for the emulation model, 
4. determine if observable errors are produced in the emulation model 
output  for each fault inserted, and 
5 .  evaluate the results of the experiment. 
Figure 4.1 diagrams the emulation setup. Test vectors from the C/I  diagnostic 
self test sequence were used as input to a gate level model of the C/I  network. Faults 
that  model stuck-at-one and stuck-at-zero gate output  failures were inserted into the 
gate level model. Each fault was inserted for a complete pass through the diagnostic 
self test sequence, only one fault was present in the  network during any pass through 
the self test sequence, and faults were only inserted into the channel A portion of the 
C/I. For each fault and test vector, outputs  from the C/I  model and both da t a  and 
error reports were compared against the outputs  produced by a fault-free C/I model. 
If the outputs  differed, the fault was designated as detectable for the test vector in 
qiies t ion. 
Figure 4.2 diagrams the output  space for this experiment. Originally, 600 test 
brrctors were planned (see section 3.5), but  only 328 were used. These test vectors were 
grouped into tcsts associated with a particular purpose or functional area within the 
C/I. These tests are listed in figure 4.3 along with their associated parameters. Faults 
were grouped into sets associated with a particular functional area. Figure 4.4 lists the 
falilt groupings, and figure 4.5 diagrams the functional areas associated with these 
fault sets. Note tha t  within Voter and Voter Syndrome fault sets, devices associated 
with 2 of the 8 bits were faulted. Excluding these faults reduced the experiment 
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TEST 
NAME 
presence 
cstupd 
P r esen ce 10 G2 8400 
10 G4 11900 
~ 
Current S ta tus  
Update 
msk trnxcxd 
vbOlquad1 
Basic 
24 lG0 19200 
128 772 98000 
Mask Transform 
QUAD 
Mask Transform 
XAX-B 
Mask Transform 
XCXD 
Voter Test 
Quad l  
Voter Test 
Quad2 
Voter Test 
BO1 3XA 
Voter Test 
BO1 3XEl 
Voter Test 
1301 3xc 
Voter Test 
no 1 :3XD 
ABBREV I VECTORS NBR I INSTRS NB  I STEPS 
basic I 16 I 112 I 11900 
l2 I 84 I 9900 msktrnq 
~~ ~ 
24 1 160 I lg2Oo msktrnxaxb 
vb01quad2 I 128 I 772 I 98000 
64 I 388 I 48700 vb013xa 
64 I 388 I 48700 vb013xb 
G4 I 388 I 48700 vbOl3xc 
vb013xd I 64 I 388 I 48700 
Figure 4.3. Diagnostic Sequences 
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duration. Since the network topology for the remaining 6 bits was the same as for the  
2 bits where faults were injected, the results for the 2 bits could be used to determine 
the results for the remaining 6 bits. This grouping of faults and test vectors was found 
to be a useful way to interpret experiment results and t o  draw conclusions regarding 
the effectiveness of particular test vectors. Figure 4.6 shows a typical output  from the 
emulation. The single number on a line is the simulation time s tep and the four 
numbers on  a line are the  outputs  from the four channels of the C/I model. Figure 4.7 
is a typical post-processing output.  For each vector in a self test sequence and for each 
fault in a fault set, the  faulty circuit emulation output  values are compared to good 
circuit emulation output  values. If the outputs  differ, the  fault is considered to be 
detected by tha t  test vector. The “1” entry in figure 4.7 indicates tha t  the fault was 
detected. The score (the number of faults found) for each vector is given at the bot- 
tom of the fault list, and the number of vectors in the designated test detecting a par- 
ticular fault  is given in the right hand column. The first run and additional runs 
within the fault list are for fault-free conditions. Emulator outputs  from the first run 
were used as the reference for subsequent faulted outputs. Emulation runs required 
large amounts of computer execution time and complex setup procedures. The  oppor- 
tuni ty  for errors was of concern. Consequently, additional fault-free runs were 
included to help ensure consistent results. This precaution did, in fact, result in find- 
ing several problems during the experiment. 
4.2. The Experiment 
Originally, the NANODATA QM-1 version of the Diagnostic Emulator was to be 
used for this experiment and the VAX FORTRAN version was to be used for validat- 
ing the model. Since the  changes to the QM-1 version were not completed when the 
model validation was complete? the experiment was started using the AIRLAB VAX 
computers. After the QM-1 version became available, it was used to complete the 
experiment. Figure 4.8 summarizes the use of AIRLAB computing resources during 
the experiment. I t  should also be noted tha t  more than 300K blocks of disk storage 
were in use a t  various points during the experiment. Figure 4.9 details some interest- 
ing experiment-related numbers. One interesting observation is tha t  the total amount 
o f  real time operation of the C/I  tha t  was simulated was only two seconds. Another 
interesting number is the average stack size (12 devices) for the emulation algorithm. 
This number indicates the average number of devices whose outputs  change during a 
givcn simulation step. It is indicative of the potential savings in processing time tha t  
ro i i ld  he realized by an event-driven simulation versus a simulation tha t  must compute 
i l l 1  clrlvice oritpiits for each event time. The ratio of average stack size to total network 
s i ~ c  ( I  2:5000) is substantial and represents a considerable reduction in device computa- 
t ioris. However, it is also indicative of a design tha t  has low device activity. A ratio of 
1:20 should be more typical. From the numbers in figure 4.9, it is possible to estimate 
the average device computations per second required for an equivalent non-event- 
driven sirnulation of this network. Figure 4.10 summarizes these calculations. I t  
shoiild be noted that  for fault simulation, a time resolution equivalent to 1/2 or 1 clock 
cycle is often sufficient. It was found tha t  the QM-1 version operated about 6OK:l 
slower t h a n  real time for this network, and tha t  the VAX 11/780 was about 1.2X1O6 
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Group I Number of Faults I 
Local Data Bus I 128 I 
Source Bus 370 
1 GO 
Curreii t, Status LJpdate 106 
Source Select 120 
Syndrorlle Or llG 
Voter/ANJX/Result Bus I 264 
Voter Syndrome 132 
Mask T r a.n sf o r III 62 
Microsequencer & Control 
Fan-out 
216 
I 1674 
Figure 4.4. Fault Sets by Functional Group 
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TEST SEQUENCE - MSKTRNXAXB 
12 
0 0 
100 
0 0 
244 
0 0 
388 
0 0 
532 
0 0 
658 
0 0 
These numbers represent 766 
simulatton t h e  step for 0 0 
whtch the followlng C/I + 1270 
GOOD CIRCUIT + FAULT CONDI1'10!% 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
outputs were sampled. 146063 146063 146063 146063 
1396 ' 
11 11 11 
/ 
These data are outputs 
from the four C/I's. 
1522 
2026 
0 0 0 0 
34307 34307 
2152 
11 11 
2278 
0 0 
2782 
143470 143470 
2908 
3 3 
3034 
0 0 
3538 
31714 31714 
3664 
5 5 
3790 
0 0 
4294 
107760 107760 
4420 
3 3 
4546 
0 0 
5050 
107760 107760 
5176 
5 5 
5302 
0 0 
5410 
0 0 
5914 
34307 34307 
6040 
11 11 
6166 
34307 34307 
11 11 
0 0 
143470 143470 
3 3 
0 0 
31714 31714 
5 5 
0 0 
107760 107760 
3 3 
0 0 
107760 107760 
'5 5 
0 0 
0 0 
34307 34307 
11 11 
Figure 4.6. Typical Good Circuit Output 
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Fault file: CSrUP1FAULT.DAT 
Vector fi le: CSTUPD.VEC 
Data fi le: csTtrp1OUT.DAT 
. --I" vollulcIu.., .  
2 = n o  fault 
3 = stuck at  "0" 
4 = stuck at " 1 "  
. -  
2 .  APAlGO1 
3; APAlGO1 
4, APAlGO2 
5.  APAlco2 
6, APAlGO3 
7 ,  APAlG03 
a, APMGO~ 
9, APAlG04 
10, ApAlGos 
11, APAlGOS 
12, APMGO6 
13, WAlGO6 
14, APAlGO7 
15. APAlG07 
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Figure 4.7. Typical Post-Processing Output 
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Test 
~~ ~ 
Presence 
Basic 
Current Status 
Update 
Mask Transfom 
XAXB 
Mask Transform 
Quad 
Voter XA 
Voter XIB 
Voter XC 
Voter XD 
~~ 
VA% 111750 
84 hrs. 
72 hrs. 
244 hrs. 
400 hrs. 
VAX 11/780 
34 hrs. 
38 hrs. 
65 hrs. 
122 hrs. 
259 hrs. 
Figure 4.8. Emulation CPU Time* 
I>ow 11 o t, i 11 c 1 11 d e post.- 1’ 1.0 c essi II g 1 
QM- 1 
6.6 hrs. 
6.6 hrs. 
13.2 hrs 
-49- 
Network size 
Si III u I a t  i on resol u t ion 
Gate delays per clock 
Clocks/Fault tolerant clock 
Average stack size of 
Even t-driven simulation 
Maximum stack size of 
Event- d riven simulation 
Total faults 
Tot a1 C /  I transact ions cycles/ f au 1 t 
Transaction cycles in experiment 
Si mu lat ion steps 
To tal real time 
:> 5000 (ieviccs 
> 15OOO in tercon nections 
1 gate delay - 511s 
18 - 120 ns 
12' 
12 devices 
- ,500 devices 
1670 
2034 
- 3 ?i lo6 
- 3.6 x lo8 
- 2 seconds 
*Actual fault tolerant clock has 40 processor clock periods. The  simula- 
tion was scaled to 12 to reduce run time. 
Figure 4.9. Some Diagnostic Emulation Experiment Numbers 
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Processor 1 Gate Even t.s,/'Sec 
VAX' 11/750 
VAX 11/780 
QM-1 . 
1 s lo3 
2 x lo3 
37 lo3 
Real  Time Ratio I 
2.4 x lo6 : 1 slow 
1.2 x lo6 : 1 slow 
60 x lo3 : 1 slow 
Est ab 1 ishi n g e qu i v a1 e: n c e t o  a no  n- e\: en t:- d r i v en 
siniulation is difficult 
If equivalent time resolution is required for the non- 
event-driven simulation, the comparable speeds are 
VAX 111750 500k Gates/Sec 
VAX 11/780 
QM- I 
1 x lo6 Gat.es/%ec 
20 s loG Gat.es/Sec 
If 1/2 clock period time resolution is required, then the 
comparable speeds are 
VAX 111750 50k C: rttles/Sec 
VAX 111780 1OOk Gatles/Sec 
QM- 1 2 x lo6 Gates/Sec 
Figure 4.10. Summary of Diagnostic Emulation Speed 
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slower than real time. 
4.3. Analysis of Experiment Results 
The experiment da t a  presented in this section are not adjusted or modified to 
account for certain modeling problems identified after the experiment was complete. 
These problems will be discussed in a later section. Primarily, results are organized by 
diagnostic test and fault set. For each self test/fault set  pair, the  percentage of faults 
detected relative to the number of faults injected within the fault set are presented. 
Test vectors with the best and worst scores for each test/fault set  pair are identified. 
The  relative and combined performance results of the self tests are presented. Finally, 
the percentage of faults found by the best vector within a test relative to the number 
of faults detected by the test are examined. 
Before reviewing these results, it should be noted tha t  conclusions and observa- 
tions are subject t o  the following: 
1. There are limitations due to the adequacy of a gate 
level fault model for the C/I implementation technology; 
2. Faults were only injected in a single emulated C/I; 
3. The number of faults within a fault set varies; 
4. Self tests reflect RTI’s understanding of the CDSL 
self test description; 
5. Faults were injected in devices associated with two of the eight 
voter bits. 
The  Presence (P) test results shown in figure 4.11 are of particular interest. 
CDSL executes all vectors of this test prior to every FTP processing frame (typically 10 
msec to 40 msec) under their FDIR program. Presence is a short test (small number of 
test vectors) relied on to  establish the general health of the C/I channels. Note t h a t  
t h e  results for the Mask fault set  are not shown due to loss of these computer data. As 
c a n  be observed from figure 4.11, this test is very effective for detecting da ta  pa th  
faults (Local Data  Bus and Source Fault  Sets). However, the performance for other 
fault sets such  :E the Voter Syndrome set is about 50%. Overall, the  performance of 
this test is about 62% against the injected faults. However, when adjusted for the 
clc>vic.es not faulted in the Voter and Voter Syndrome fault sets, the performance is 
r l o w r  to  FiSu6. Kote also tha t  both  the single best and worst test vectors for the entire 
test will detect about 50% of the faults. Since this test is executed frequently, the  
itvcrage latency time for about half of all C/I faults is very short. Further,  each vector 
is very efftctivc relative to  overall test performance. Since this test requires a small 
riurnber of‘ test vectors, it will require only a small portion of the FTP processing 
rosoii rces. These da ta  confirm the CSDL assumption regarding the effectiveness of 
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Presence for da ta  path faults. 
Figure 4.12 gives the results for the Current Status  Update (CSU) test. This short 
test is designed to test certain of the Status  Register update logics, and of necessity 
must exercise parts of the error .reporting logic. As can be observed and as is expected, 
this test performs substantially better than the Presence test for the Status  Update 
and Syndrome Or fault sets. CSU test performance is considerably less than Presence 
for the da ta  path fault sets and is about the  same for the  remaining fault sets. The  
overall performance is about 50% against the  injected faults. When adjusted to 
include the devices tha t  were not faulted in the  Voter and Voter Syndrome fault sets, 
the performance is about 40%. The low CSU test performance for the Source Select 
fault set  should also be noted. 
The results for the two Mask Transform tests are given in figures 4.13 and 4.14. 
The Mask Transform Quad (MTQ) test has 12 test vectors and the Mask Transform 
XAXB (MTA/B) test has 24. Both tests target the  C/ I  reconfiguration logic. Overall, 
both tests perform better than Presence. As should be expected, their performance 
against the mask fault set is somewhat better than the ubiquitous 50%. Also, their 
performance against the Voter Mux fault set is good. Their overall performances are 
near 70%. When adjusted for the  additional voter bits, their performance is still 
above 65%. 
The results for the last non-voter test, Basic (B), are given in figure 4.15. This 
test is an abbreviated version of the one of the tests designed by RTI  for the validation 
of the C/ I  model. These results are included as a point of reference. Since the test was 
not optimized against a comprehensive fault model, it is not intended as a recom- 
mended test. It does demonstrate tha t  simulations can be used to consider alternative 
tests and demonstrates the potential for improvement in test performance. Basic 
requires 16 test vectors. The Basic test performs well on the da t a  pa th  faults and has 
better performance than Presence against the  S ta tus  Reg, Status  Update, Syndrome 
Or, arid Control fault sets. Further,  its performance approaches tha t  of MTQ and 
MTA/B for the Mask fault set. The overall performance of Basic is in excess of 70% 
agairist the injected faults and exceeds 65% when adjusted for the devices not faulted 
i n  the Voter and Voter Syndrome functions. 
The overall performance of each non-voter is shown in figure 4.16. The combined 
performance is close to 90% and is not significantly affected when adjusted for the 
devises riot faulted in the Voter and Voter Syndrome functions. Figure 4.17 shows the 
combined performance of all non-voter tests for each fault set. Also shown are the per- 
f'orrriance improvements provided by the voter tests. With the voter tests included, 
overall performance is 92%. The voter tests used were XA, XB, XC, and XD and 
~ ~ ~ q i i i r e c l  a total of 256 test vectors. The non-voter tests required a combined total of 
72 test vectors. Figure 4.18 identifies and shows the  performance of the best test for 
each fault  set. Figure 4.19 shows the performance of the worst test for each fault set. 
The extremely poor performance of CSU against the Source Select fault set is not 
shown. Instead, the next worst test, MTA/B is indicated. Figure 4.20 shows the per- 
formanccb of the best single vector for each fault set and for the entire set of test 
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vectors. I t  is interesting to note tha t  the performance of the best single vector is about 
50%. Figures 4.21 through 4.25 show for each fault set and test the percentage of 
faults found by the best vector within the test relative to the total number of faults 
found by the test. These results tend to support  an assertion tha t  for C/I network 
configuration, a high percentage of the faults tha t  can be detected by a given test will 
be detected by a small percentage of the test vectors. Such an assertion is not t rue for 
all network configurations and care must be exercised in the conclusions tha t  can be 
drawn from these data.  However, the concept of identifying those test vectors t ha t  are 
more effective in terms of detecting more faults has special significance for fault 
tolerant systems. The  time required to find a fault is at most T and on average is 22. 
The average time tha t  faults remain latent within a system can be reduced by using 
the more effective test vectors more frequently than  the less effective vectors. The  
potential for reduction of fault latency time is discussed in more detail in section 4.5. 
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4.4. Review of Undetected Faults 
A detailed review and analysis of the device faults tha t  were not detected in this 
experiment is presented in this section. Failure to detect certain of the faults will be 
found to  be due t o  bus modeling problems. Other  fault detection failures will be 
found to be due to deficiencies in the tests used. A few fault detections failure will be 
found to be undetectable by any test. 
The total number of faults tha t  were not detected by any test was 141. Of these, 
47 were found to be contained in the Source Select fault set. Also, figure 4.17 shows 
tha t  the combined performance against Source Select faults is less than for any other 
fault set. A detailed examination of the devices associated with these undetected 
One problem area was in a group of devices whose faulted condition could not be 
detected due to the bus modeling problem discussed in section 2.2. An accurate model 
of the cross channel interconnections would likely have resulted in these faults being 
detected. 
The remaining undetected faults in the Source Select fault set were associated 
with the C/I channel ID logic. The ID logic permits C/I modules ta be used for any 
C/I channel. When a module is used in a channel A processor, hardwired inputs force 
the ID logic to allow the module to function as the channel A C/I. Similarly, ID logic 
establishes the identity of modules used in other channels. If certain of the  devices 
associated with channel ID are faulted in such a manner tha t  the local channel identity 
is unchanged, these faults are indistinguishable from fault-free devices. Since there are 
no provisions for stimulating different channel ID inputs under processor control, none 
of these faults can be detected. It is not clear whether the effects of these faults are of 
significance. If the devices for a given C/I fail in the manner described, the C/I 
module will continue to operate properly so long as the module is always used for tha t  
channel. Non-coverage of these faults could, however, affect maintenance procedures. 
It is not uncommon for replicate modules within a system to be interchanged with a 
module that  is suspected of being faulty. The  potential for ambiguous results exists if 
an apparently functioning module with one of these latent faults is substi tuted for a 
suspected faulty module. 
The fault set with the next largest number of undetected faults is the Control set  
with 26. Examination of the associated devices indicated several problem areas. 
Again, certain of the undetected faults were traced to the cross channel bus modeling 
problem arid to the ID logic problem. Several other undetected faults were traced to 
f lchviws  t h a t  provide certain control signals directly t o  the processor interface. These 
f;~ults would be detected by the associated FTP channel processor. Either these dev- 
icw should not have been included in the fault set ,  or their ou tputs  should have been 
included i n  t he  C/I model’s external outputs  and subsequently checked for proper 
s ta te  in the experiment post-processing. Finally, three undetected faults were found to 
he associated with devices which propagate the system reset signal. Failure of these 
devices i n  a s ta te  equivalent to an inactive reset signal cannot be detected if the failure 
occurs  ;&rr a valid reset has  occurred. The significance of such latent faults is open to 
I 
I faults indicated tha t  most, if not all, were associated with one of two problem areas. 
I 
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speculation. Failure to  be able t o  reset could have only transient and inconsequential 
effects on a system provided tha t  the C/I microsequence controller always returns 
itself to an idle state. However, these faults are undetectable during normal operation 
and as such represent a potential problem. 
The Voter Syndrome fault set had 19 undetected faults. After examination of the 
associated devices, it is believed tha t  the Voter Quad test, which was not used for this 
experiment, should detect these faults. Although planned for the experiment, the use 
of the Voter Quad test could not be completed prior to the end of the experiment. 
The  Status  Update fault set  contained 16 undetected faults and the Syndrome Or 
fault set contained 14 undetected faults. An assessment of these faults was incon- 
clusive, but  it is believed t h a t  the Voter Quad test would detect some portion of these. 
The  Status  Register fault  set contained 15 undetected faults. An examination of 
these determined tha t  the  decode logic in the Status  Register memory was associated 
with the undetected faults. They are undetected because the C/I Status  Registers 
automatically reset after a Read Status  Register operation and because the  CSDL self 
test diagnostics, as understood by RTI, include a Read Status  Register for each test 
vector. Unless a test causes different errors to be written in each Status  Register prior 
to a read of any of the registers, address decode logic faults cannot be distinguished 
from fault-free behavior. A simple modification of the self tests should render these 
faults detectable. 
The  four undetected faults in the Mask fault Set were associated with the  ID logic 
problem described above. Fault  sets, Source Bus, Voter Mux, and Local Data Bus con- 
tained no undetected faults. 
Table 4.1 summarizes the undetected faults, the  causes for not being detected, 
and the estimated relevant undetectable faults. 
If the assessments of the  undetected faults are correct and if the ID logic faults 
are considered inconsequential, the adjusted performance for the C/I self tests would 
exceed 98% and could approach 99.8%. If the reset faults are inconsequential, the  per- 
formance approaches 100%. 
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Fault Set 
Source Select 
Control 
Voter Syndrome 
Status  Update 
Syndrome Or 
Status  Reg. 
Mask 
Local Data  Bus 
Voter Mux 
Source Bus 
Com bined 
Undetected 
Faults 
47 
26 
19 
16 
14 
15 
4 
0 
0 
0 
141 
Source 
Cross channel 
model & ID logic 
ID logic & cross 
channel + product 
interface & reset 
not known 
not known 
Status  Reg 
address decode 
ID logic 
Comments 
Run Voter Quad Test 
Run Voter Quad Test 
Run Voter Quad Test 
modify self test 
Estimated 
Undetectable 
0 
3 
0 
0-16 
0-14 
0 
0 
0 
0 
0 
3-33 
Table 4.1. Summary of Undetected Faults 
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4.5. Inferences Drawn from Experiment Results 
As indicated in the previous section, care must be exercised in the use of the 
experiment results. Performance numbers derived for the various tests are subject to 
the limitations of fault models, network models, and the correctness of the self tests. 
While such results cannot be considered to be precise, they can be used in some 
instances to support  specific observations and conclusions. This section reviews the 
inferences drawn from the experiment data.  
The experiment results support  the  CSDL assumption tha t  the  Presence test will 
detect a high percentage of the C/I  d a t a  path faults. In addition, Presence detects 
approximately 60% of device output  faults. 
Certain faults occurring in the C/I ID logic and the system reset logic cannot be 
detected. The significance of these undetectable faults is open to speculation and an  
assessment of such is beyond the scope of this report. 
Particular faults occurring in the S ta tus  Register address decode logic cannot be 
detected by reading the Status  Register after every test vector input to the C/I. If the 
CSDL self tests use this procedure, these faults will be undetectable. A simple modifi- 
cation of a portion of the self test would remedy this problem. 
Finally, the results suggest tha t  certain of the test vectors detect a considerably 
larger number of faults than do other test vectors. Even though certain test vectors 
are less productive, they may be required to detect faults t ha t  are undetectable with 
the most productive test vectors. Average fault latency time could be reduced if these 
more productive test vectors are used more frequently than  the less productive, but  
necessary, test vectors. 
To demonstrate the potential for reduction in average latency time for faults 
within a network, consider a test composed of Vdifferent test vectors which detects all 
network faults. Assume tha t  each vector can be imposed on the  network in time T. If 
all f au l t s  are equally likely to occur and if each vector is used once per test repetition, 
the average latency time for faults is VT/2. Suppose tha t  4/5 of the faults are 
detected by 1/5 of the test vectors. Define a new test composed of the same test vec- 
tors. Since the prime test vectors are four times more effective than the remaining test 
vectors, repeat the prime vectors four times more frequently than  the remaining test 
vectors. The time required to  complete such a test would be 8/5 VT. The  average 
latency time for a fault would be 8/25 T. Thus, the new test would give. a shorter 
average latency time. This would directly reduce fault recovery times, which would 
reduce the exposure to near-coincident faults. 
Consider the average latency of the C/I FDIR self tests. From section 3.5, i t  is 
known that the Presence test is repeated in every processing frame and tha t  the 
remaining C/I self tests could require approximately two minutes to complete. Assume 
that a processing frame is typically 40 msec. Experiment results indicate tha t  the per- 
formance of the Presence test is about 60%. The  remaining 40% of the faults must be 
found by the slow FDIR self tests. Average latency time for C/I  faults using FDIR 
I )  (: corn os 
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L = - 0.6 x 0.04 sec + 0.4 x 120 sec FZ 24 sec. - 2 ' [  1 
Experiment da ta  indicates tha t  the performance of the Presence test could be 
improved by modest increases in the number of test vectors. Both Basic and Mask 
Transform Quad have better performance than  Presence and require fewer test vec- 
tors. Assume tha t  this opportunity is not exploited. Experiment results also indicate 
tha t  the combined performance of all non-voter tests (72 test vectors total) is on the 
order of 90%. When adjusted for model discrepancies and the ID logic, the  perfor- 
mance is closer to 95%. Assume tha t  a new FDIR test is designed. Assume t h a t  i t  
consists of 100 test vectors t h a t  are executed with a frequency of 5 seconds and t h a t  i t  
detects 35% more faults than  does the Presence test. The slow FDIR is expected to 
detect the remaining 5% of the faults. The average latency for this scenario becomes: 
L = - 0.6 x 0.04 sec + 0.35 x 5 sec + 0.05 x 120 sec 4 sec. - 2 ' i  1 
The improvement in average latency from 24 seconds to 4 seconds is substantial. 
The  results of this experiment have been used to identify potential problem areas 
and to identify areas where performance can be improved by relatively modest changes 
to the self test diagnostics. 
5. Conclusions, Observations, and Recommendations 
The objective of this section is to briefly summarize the relevant conclusions and 
observations discussed in detail throughout this report. In addition, several efforts 
tha t  are natural extensions to  this experiment are discussed. 
The results of the experiment summarized in section 4.6 are as follows: 
1. Presence detects a high percentage of da ta  path faults; 
2. Presence detects about 60% of all C/1 gate output  faults; 
3. Certain faults in the C/I  ID and reset devices cannot be 
detected by any test vector; 
4. Faults in the address decode logic of the Status  Register 
will not, be detected by test vectors tha t  include a Status  
Register Read after each transaction; 
5. Opportunities to reduce average fault latency and to  
improve overall performance are suggested by the results. 
x ost of the effort in this experiment was directed toward recapturing the C/I 
design and validating the C/I model derived from the recapture process. To effectively 
deal with VLSI scale designs, well-established CAD tools tha t  are integrated into a 
design da ta  base containing design verification test vectors will be required. 
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Faster simulators will be required t o  support  the  complexity of VLSI. However, 
significant work can be accomplished with existing simulators. For studies where 
simulation results are examined in detail, faster simulators would provide results more 
rapidly than  could be assimilated. 
The applicability of the gate level fault model used in this experiment is limited 
for modern devices such as gate arrays [8][9]. Since bipolar technology was employed 
for the current C/I implementation, the experiment results are more applicable than if 
FET based technology had been used. The  main exception to this observation is the 
PAL devices used in the design. 
Network size relative to  the tools and techniques used impacted all phases of this 
effort. The complexity management problems for this modest-sized network not only 
lead to the validation problems discussed above, but  impacted areas such as experi- 
ment run times, model configuration management, and computer storage requirements. 
Dealing with more complex designs without better tools would not be cost-effective. 
The amount of computer time required to complete simulations of this scale or 
greater and the standards for the  integrity of results derived for highly reliable systems 
combine to require tha t  a methodology for using simulations include fault tolerance 
and error detection mechanisms. For example, the chances of a computer error affect- 
ing the results derived from an extremely long simulation run can become significant. 
The microsequencer for the C/1 was designed using a high-level design tool. The  
s ta te  transition table generated by this tool was highly redundant due to the  manner 
in which certain address bits were allowed to reach the microsequencer register, 
PROM. While the design was functionally correct and was easy for the designer to 
create, it was much harder to test. This relatively minor example suggests t h a t  the 
new high-level design tools used to  support  cost-effective modern VLSI design could 
produce designs tha t  are less testable and more expensive to validate. These tools are 
optimized for design functionality and for cost-effective designs. They are not optim- 
ized for testability. 
The experiment provided information on the performance of the  Diagnostic Emu- 
lator. The VAX FORTRAN version is a factor of 1.2X106 slower than  a real time C/I. 
The  QM-1 version is about a factor of 60X103 slower. For the C/I with i ts  unusually 
low activity gates, the QM-1 version of the  Diagnostic Emulation should compare 
favorably with higher performance parallel non-event-driven VAX-based simulators. 
Natural extensions to the experiment described in this report are as follows: 
1. to execute the Voter self tests t ha t  were not completed; 
2. to modify diagnostic tests to  confirm tha t  Status  Register 
address decoder faults can be detected: 
3. to modify cross channel link models and confirm tha t  certain 
faults become detectable; 
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4. to modify the DE fault model to  include faults on gate 
inputs and to repeat the experiment; 
5. to inject faults into other C/I.channels and observe 
test vector performance; 
6. to fault the PROM bits of the C/I  microsequencer to deter- 
mine performance against these faults; 
7. to build a gate level model of the  PAL device tha t  more 
accurately models the failure modes in gate arrays, to run 
self tests, and to compare results to the less sophisticated 
fault model; 
8. to inject some double faults to determine the probability 
of a double fault leading to system failure. 
These possible extensions of the original experiment would benefit from the fact 
tha t  a C/I model has been created and validated. 
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APPENDIXA 
Listing of the Diagnostic Tests 
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Presence Test Program 
RSTR A A A A 
RSTR B B B B 
RSTR C C C C 
RSTR D D D D 
RSTR 0 0 0 0 
WMSK M31 M31 M31 M31 
VECB WXMR A A A A A0 DO DO DO 
RDRR 
VECE RSTR A A A A 
VECB WXMR A A A A A1 D1 D1 D1 
RDRR 
VECE R S T R  A A A A 
VECB WXMR B B B B D1 BO D1 D1 
RDRR 
VECE R S T R  B B B B 
VECB WXMR B B B B DO B1 DO DO 
RDRR 
E C E  R S T R  B B B B 
VECB WXMR C C C C DO DO CO DO 
RDRR 
E C E  R S T R  C C C C 
VECB WXMR C C C C D1 D1 C1 D1 
RDRR 
VECE RSTR C C C C 
VECB WXMR D D D D D1 D1 D1 D2 
RDRR 
VECE R S T R  D D D D 
VECB WXMR D D D D DO DO DO D3 
RDRR 
VECE R S T R  D D D D 
VECB WXMR 0 0 0 0 A0 A0 A0 A0 
RDRR 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 A1 A1 A1 A l  
RDRR 
VECE R S T R  0 0 0 0 
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Current Status Update Test Program 
WMSK M15 M15 M15 M15 
RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 A0 A1 A1 A1 
WXMR 0 0 0 0 A 1  A 1  A 1  A1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 A1 A0 A0 A0 
WXMR 0 0 0 0 A0 A1 A 1  A1 
VECE KSTR 0 0 0 0 
VECB WXMR 0 0 0 0 B1 BO B1 B1 
WXMR 0 0 0 0 B1 B1 B1 B1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 BO B1 BO BO 
WXMR 0 0 0 0 B1 BO B1 B1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 C1 C1 CO C1 
WXMR 0 0 0 0 c1 c1 c1 c1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 CO CO C1 CO 
WXMR 0 0 0 0 c1 c1 co c1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 D1 D1 D1 DO 
WXMR 0 0 0 0 D1 D1 D1 D1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 DO DO DO D1 
WXMR 0 0 0 0 D1 Dl Dl bO 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 A1 A1 C1 C1 
WXMR 0 0 0 0 D1 D1 D1 D1 
VECE RSTR 0 0 0 0 
VECB WXMR 0 0 0 0 BO BO DO DO 
WXMR 0 0 0 0 CO CO A0 A0 
VECE RSTR 0 0 0 0 
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Basic Test Program 
RSTH A A A A 
RSTR B B B B 
RSTR C C C C 
RSTR D D D D 
RSTR 0 0 0 0 
VECB WRCV DO DO DO DO 
VECE RDRR 
VECB WRCV D2 D2 D2 D2 
VECE RDRR 
VECB WRCV D3 D3 D3 D3 
VECE RDRR 
WMSK MO MO MO MO 
VECB WXMR A A A A D2 DO DO DO 
RDE2R 
VECE R S T R  A A A A 
VECB WXMR A A A A D3 DO DO DO 
RDRR 
VECE RSTR A A A A 
VECB WXMR B B B B DO D2 DO DO 
RDRR 
VECE RSTR B B B B 
VECB WXMR B B B B DO D3 DO DO 
RDRR 
VECE RSTR B B B B 
VECB WXMR C C C C DO DO D2 DO 
RDRR 
VECE R S T R  C C C C 
VECB WXMR C C C C DO DO D3 DO 
RDRR 
VECE RSTR C C C C 
VECB WXMR D D D D DO DO DO D2 
RDRR 
VECE RSTR D D D D 
VECB WXMR D D D D DO DO DO D3 
RDRR 
VECE RSTR D D D D 
VECB WXMR 0 0 0 0 A0 BO CO D8 
RDRR 
RSTR 0 0 0 0 
VECE R S T R  0 0 0 0 
WMSK M1 M1 M1 Ml 
VECB WXMR 0 0 0 0 A 1  B1 C1 D9 
RDRR 
VECE RSTR 0 0 0 0 
WMSK M2 M2 M2 M2 
VECB WXMR 0 0 0 0 A 1  B 1  C1 D9 
RDRR 
VECE RSTR 0 0 0 0 
WMSK M 4  M4 M4 M4 
VECB W X M R  0 0 0 0 A 1  B1 C1 D9 
RDRR 
VECE RSTR 0 0 0 0 
WMSK M8 M8 M 8  M8 
VECB WXMR 0 0 0 0 A 1  B1 C1 D9 
RDRR 
VECE RSTR 0 0 0 0 
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Mask Transform Quad Test Program 
RSTR A A A A 
RSTR B B B B 
RSTR C C C C 
I -  RSTI'R D D D D 
I WMSK M31 M31 M31 M31 
VECB WXMR A B B A A0 BO DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO CO D8 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C A1 DO C1 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B A0 B1 DO DO 
RDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO B1 DO D9 
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO C1 D9 
RDRR 
VECE RSTR C D C D 
WMSK M15 Ml5 M15 M15 
VECB WXMR A B B A B1 C1 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO D9 A1 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C BO DO D8 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B B1 CO DO DO 
RDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO CO DO D8 
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO D8 A 1  
RDRR 
VECE RSTR C D C D 
I 
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Mask Transform XAXB Test Program 
RSTR A A A A 
RSTR B B B B 
RSTR C C C c 
RSTR D D D D 
WMSK M30 M 3 0  M 3 0  M30 
VECB WXMR A B B A D 2  82 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO C 2  DS 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C D3 DO C 3  DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B D 2  B 3  DO DO 
RDRR 
V k E  RSTR A B A B 
VECB WXMR B B D D DO B 3  DO D6 
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO C 3  D6 
RDRR 
VECE RSTR C D C D 
WMSK M14 M14 M14 M 1 4  
VECB WXMR A B B A B3 C2 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO D6 D2 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C B2 DO D5 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B B 3  C 2  DO DO 
RDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO-C2 DO D5 
RDRR 
E C E  RSTR B B D D 
VECB WXMR C D C D DO DO D 5  D3 
RDRR 
VECE RSTR C D C D 
WMSK M29 M29 M29 M29 
VECB WXMR A B B A C2 D5 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO D2 B2 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C C 3  DO D6 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B C 2  B3 DO DO 
VECB WXMR B B D D DO 433 DO C 3  
RDRR 
E C E  RSTR B B D D 
VECB WXMR C D C D DO DO D5 C 2  
RDRR 
VECE RSTR C D C D 
WMSK M13 M13 M 1 3  M 1 3  
VECB WXMR A B B A DO'D1 DO DO 
RDRR 
S C E  RSTR A B B A 
VECB WXMR D C C D DO DO A0 B2 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C C 2  DO B1 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B A 1  C3 DO DO 
RDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO D5 DO B1 
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO C 3  B3 
RDRR 
VECE RSTR C D C D 
RDRR 
VECE RSTR A B A B 
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Mask Transform XCXD Test Program 
. 
RSTR A A A A 
RSTR B B B B 
RSTR C C C C 
RSTR D D D D 
WMSK M27 M27 M 2 7  M27 
VECB WXMR A B B A D2 B2 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO C2 DS 
RDRR 
W E  RSTR D C C D 
VECB WXMR A A C C D3 DO C3 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B D2 B3 DO DO 
RDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO B3 DO D6 
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO C3 D6 
RDRR 
VECE RSTR C D C D 
WMSK M 1 1  M11 M 1 1  M l 1  
VECB WXMR A B B A B 3  C2 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO D6 D2 
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C B2 DO D5 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B B 3  C2 DO DO 
RDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO C2 DO D 5  
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO DS D3 
RDRR 
VECE RSTR C D C D - 
WMSK M 2 3  M23 M 2 3  M23 
VECB WXMR A B B A C 2  D5 DO DO 
RDRR 
VECE RSTR A B B A 
VECB WXMR D C C D DO DO D2 B2 
RDRR ~. 
VECE RSTR D C C D 
VECB WXMR A A C C C 3  DO D6 DO 
RDRR 
VECE RSTR A A C C 
VECB WXMR A B A B C 2  B3 DO DO 
IIDRR 
VECE RSTR A B A B 
VECB WXMR B B D D DO D3 DO C 3  
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO D5 C 2  
RDRR 
VECE RSTR C D C D 
W K  M7 M7 M 7  M7 
VECB WXMR A B B A DO Dl DO DO 
RDRR 
ECE RSTR A B B A 
VECB WXMR D C C D DO DO A0 B2 - -~
RDRR 
VECE RSTR D C C D 
VECB WXMR A A C C C2 DO B1 DO 
RDRR 
=E RSTR A A C C 
VECB WXMR A B A B A 1  C3 DO DO 
RDRR 
E C E  RSTR A B A B 
VECB WXMR B B D D DO DS DO B1 
RDRR 
VECE RSTR B B D D 
VECB WXMR C D C D DO DO C3 B3 . - _ ~  
RDRR 
VECE RSTR C D C D 
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Voter Test Quad1 Program 
WMSK M15 M15 M15 M15 
RSTR 0 0 0 0 
LOOP 0 1 1  0 3 1 0  3 1 0  3 1 
VECB W X M R  0 0 0 0 T4 T4 T4 T4 
RDRR 
VECE RSTR 0 0 0 0 
END 
Voter Test Quad2 Program 
WMSK 
RSTR 
LOOP 
VECB 
RDRR 
VECE 
END 
M15 M15 M15 M15 
0 0 0 0  
2 3 1 0 3 1 0 3 1 0 3 1  
WXMR 0 0 0 0 T5 TS T5 T5 
RSTR 0 0 0 0 
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Voter Test BO1 3XA Program 
- R S T R  0 0 0 0 
- VECB WXMR 0 0 0 0 DO T4 T4 T4 
WMSK M 1 4  M14 M14 Ml4  
LOOP 0 0 0 0 1 1  0 3 1 0  3 1 
RDRR 
VECE RSTR 0 0 0 0 
END 
VECB WXMR 0 0 0 0 DO T 5  T 5  T5 
RDRR 
VECE RSTR 0 0 0 0 
END 
m P 0 0 0 2 3 1 0 3 1 0 3 1  
Voter Test BO1 3XB Program 
RSTR 0 0 0 0 
WMSK M13 M13 M13 M13 
VECB WXMR 0 0 0 0 T4 DO T4 T4 
RDRR 
VECE RSTR 0 0 0 0 
m P 0 1 1 0 0 0 0 3 1 0 3 1  
END 
L o o P 2 3 1 0 0 0 0 3 1 0 3 1  
VECB WXMR-0-0 0 0 T 5  DO T 5  T 5  
RDRR 
VECE RSTR 0 0 0 0 
END 
. 
-85- 
Voter Test BO1 3XC Program 
RSTR 0 0 0 0 
WMSK M11 Ml1 Mll M11 
LOOP 0 1 1  0 3 1 0  0 0 0 3 1 
VECB WXMR 0 0 0 0 T4 T4 DO T4 
RDRR 
VECE RSTR 0 0 0 0 
END 
L 0 0 P 2 3 1 0 3 1 0 0 0 0 3 1  
VECB WXMR 0 0 0 0 T5 T5 DO T5 
RDRR 
VECE RSTR 0 0 0 0 
END 
Voter Test BO1 3XD Program 
RSTR 0 0 0 0 
WMSK M7 M7 M7 M7 
L o o P 0 1 1 0 3 1 0  3 1 0 0 0  
VECB WXMR 0 0 0 0 T4 T4 T4 DO 
RDRR 
VECE RSTR 0 0 0 0 
END 
VECB WXMR 0 0 0 0 T5 T5 T5 DO 
RDRR 
VECE RSTR 0 0 0 0 
L o o P 2 3 1 0 3 1 0 3 1 0 0 0  
END 
-86- 
APPENDIX B 
Diagnostic Emulation 
Outputs for Non-faulted C/I 
-87- 
Presence Test 
PRESENCE GOOD CIRCUIT 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
0 0 0 
12 
100 
244 
388 
532 
676 
802 
910 
1414 
15744 15744 
1540 
0 0 
1666 
0 0 
2170 
162033 162033 
2296 
0 0 
2422 
0 0 
2926 
143071 143071 
3052 
0 0 
3178 
0 0 
3682 
34706 34706 
3808 
0 0 
3934 
0 0 
15744 15744 
0 0 
0 0 
162033 162033 
0 0 
0 0 
143071 143073 
0 0 
0 0 
34706 34706 
0 0 
0 0 
4438 
130516 130516 130516 130516 
4564 
4690 
0 0 0 0 
0 0 0 0 
5194 
47271 47271 47271 47271 
5320 
5116 
0 0 0 0 
0 0 0 0 
5950 
125125 125125 125125 125125 
0 0 0 0 
52652 52652 52652 52652 
0 0 0 0 
0 0 0 0 
15744 15744 15744 15744 
0 0 0 0 
0 0 0 0 
162033 162033 162033 162033 
0 0 0 0 
6706 
6832 
6958 
7462 
7588 
7714 
8218 
8344 
6076 
6202 
0 0 0 0 
-88- 
CSTUPD GOOD CIRCUIT 
12 
0 0 
82 
0 0 
208 
0 0 
334 
0 0 
838 
0 0 
1360 
1 1 
1486 
0 0 
1990 ~ 
0 0 
2512 
1 1 
2638 
0 0 
0 0 
0 0 
0 0 
0 0 
1 1 
0 0 
0 0 
1 1 
Current Status Update Test 
0 0 0 0 
0 0 0 0 
3142 
3664 
2 2 2 2 
3790 
4294 
4816 
0 0 0 0 
0 0 0 0 
2 2 
4942 
2 2 
0 0 0 0 
5446 
0 0 
4 4 
6094 
0 0 
6598 
0 0 
7120 
4 4 
7246 
0 0 
7750 
0 0 
8272 
10 10 
8398 
0 0 
8902 
0 0 
9424 
10 10 
9550 
0 0 
10054 
0 0 
10576 
37 37 
10702 
0 0 
11206 
0 0 
596a 
11728 
37 37 
0 
4 
0 
0 
4 
0 
0 
10 
0 
0 
10 
0 
0 
37 
0 
0 
37 
0 
4 
0 
0 
4 
0 
0 
10 
0 
0 
10 
0 
0 
37 
0 
0 
37 
-89- 
1 3 m  I c 
0 
0 
0 
0 
0 
0 
0 
0 
0 
O D  CIRCUIT 
12 
100 
0 0 
0 0 
244 
388 
0 
0 
0 
0 
532 
676 
802 
910 
1018 
0 0 
0 0 
0 0 
0 0 
0 0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1126 
1234 
125125 125125 125125 125125 
1 0 0 0 0 
1342 
1450 
52652 52652 52652 52652 
0 0 0 0 
1558 
0 0 0 0 - 
2062 
2188 
125125 125125 125125 125125 
0 0 0 0 
2314 
0 0 0 0 
2818 
2944 
52652 52652 52652 52652 
0 0 0 0 
I 3070 
0 0 0 0 
3574 
3700 
125125 125125 125125 125125 
0 0 0 0 
3826 
0 0 0 0 
I 4330 
4456 
52652 52652 52652 52652 
0 0 0 0 
4582 
0 0 0 0 
I 5086 
125125 125125 125125 125125 
5212 
0 0 0 0 
5 3 3 8  
0 0 0 0 
52652 52652 52652 52652 
0 0 0 0 
0 0 0 0 
125125 125125 125125 125125 
5842 
5968 
6094 
6598 
6724 
0 0 
6850 
0 0 
7354 
52652 52652 
7480 
0 0 
7606 
0 0 
8110 
15744 143071 
8236 
16 15 
8380 
0 0 
8506 
0 0 
8614 
0 0 
9118 
162033 162033 
9244 
16 16 
9370 
0 0 
9478 
0 0 
9982. 
34706 34706 
10108 
15 15 
10234 
0 0 
10342 
0 0 
10846 
47271 47271 
10972 
13 13 
11098 
0 0 
11206 
0 0 
11710 
111554 111554 
11836 
0 0 
0 0 
52652 52652 
0 0 
0 0 
130516 66223 
13 7 
0 0 
0 0 
0 0 
162033 162033 
16 16 
0 0 
0 0 
34706 34706 
15 15 
0 0 
0 0 
47271 47271 
13 13 
0 0 
0 0 
111554 111554 
7 7 7 7 
-90- 
I 
Mask Transform Quad Test 
! 
MSKnWQ GOOD CIRCUIT 
12 
100 
244 
380 
532 
658 
766 
1270 
1396 
1522 
2026 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
143071 15744 15744 143071 
11 6 6 11 
0 0 0 0 
130516 66223 66223 130516 
2152 
11 6 6 11 
2278 
2782 
2908 
3034 
3538 
0 0 0 0 
47271 47271 162033 162033 
3 3 14 14 
0 0 0 0 
34706 15744 34706 15744 
3664 
5 12 
0 
111554 
3 
0 
111551 
5 
0 
0 
77777 
37 
3790 
0 
4294 
111554 
4420 
3 
4546 
0 
5050 
47271 
5176 
12 
530 2 
0 
5410 
0 
5914 
77777 
6040 
37 
6166 
5 12 
0 
34706 
14 
0 
111554 
5 
0 
0 
77777 
37 
0 
34706 
14 
0 
47271 
12 
0 
0 
77777 
37 
0 0 0 0 
173577 173577 173577 173577 
6670 
6796 
37 37 37 37 
6922 
0 0 0 0 
7426 
167273 167273 167273 167273 
7552 
37 37 
7678 
0 0 
8182 
134716 134716 
8308 
37 37 
8434 
0 0 
8938 
176737 176737 
9064 
37 37 
9190 
0 0 
9694 
166233 166233 
9820 
37 37 
37 37 
0 0 
134716 134716 
37 37 
0 0 
176737 176737 
37 37 
0 0 
166233 166233 
37 37 
-9 1- 
M S K ” B  
12 
0 0 
3 00 
0 0 
244 
0 0 
388 
0 0 
532 
0 0 
658 
0 0 
766 
0 0 
1270 
Mask Transform XAXB Test 
GOOD CIRCUIT 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
146063 146063 14.6063 146063 
1396 
11 11 11 11 
1522 
0 0 0 0 
34307 34307 34307 34307 
11 11 11 11 
0 0 0 0 
143470 143470 143470 143470 
2026 
2152 
2278 
2782 
2908 
3034 
3538 
3664 
3790 
4294 
4420 
4546 
5050 
5176 
5302 
5410 
5914 
6040 
6166 
3 3 3. 3 
0 0 0 0 
31714 31714 31714 31714 
5 5 5 5 
0 0 0 0 
107760 107760 107760 107760 
3 3 3 3 
0 0 0 0 
107760 107760 107760 107760 
5 5 5 5 
0 0 0 0 
0 0 0 0 
312307 34307 34307 34307 
11 11 11 11 
0 0 0 
107760 107760 107760 
6670 
6796 
11 11 11 
6922 
0 0 
7426 
70017 70017 
7552 
3 3 
7678 
0 0 
8182 
34307 34307 
8308 
5 5 
8434 
0 0 
8938 
70017 70017 
9064 
3 3 
9190 
0 0 
9694 
52652 52652 
9820 
5 5 
9946 
0 0 
10054 
0 0 
0 
70017 
3 
* o  
34307 
5 
0 
70017 
3 
0 
52652 
5 
0 
0 
10558 
34307 34307 34307 
10684 
10810 
11314 
11440 
11566 
12070 
12196 
12322 
12826 
12952 
6 6 6 
0 0 0 
146063 146063 146063 
6 6 6 
0 0 0 
107760 107760 107760 
3 3 3 
0 0 0 
34307 34307 34307 
12 12 12 
13078 
0 0 0 
143470 143470 143470 
13582 
13708 
0 
107760 
11 
0 
70017 
3 
0 
34307 
5 
0 
70017 
3 
0 
52652 
5 
0 
0 
34307 
6 
0 
146063 
6 
0 
107760 
3 
0 
34307 
12 
0 
143470 
-92- 
I 
3 3 
13834 
0 0 
14338 
70017 70017 
14464 
12 12 
14590 
0 0 
14698 
0 0 
15202 
0 0 
15328 
6 . 6  
15454 
0 0 
15958 
146063 146063 
16084 
6 6 
16210 
0 0 
16714 
34706 34706 
16840 
3 3 
16966 
3 
0 
70017 
12 
0 
0 
0 
6 
0 
146063 
6 
0 
34706 
3 
3 
0 
70017 
12 
0 
0 
0 
6 
0 
146063 
6 
0 
34706 
3 
0 0 
17470 
162033 162033 
17596 
12 12 
17722 
0 0 
18226 
34706 34706 
18352 
3 3 
18478 
0 0 
18982 
143470 143470 
19108 
12 12 
0 0 
162033 162033 
12 12 
0 0 
34706 34706 
3 3 
0 0 
143470 143470 
12 12 
c -  a- 
-93- 
MSKTRN 
0 
0 
0 
0 
0 
0 
0 
125125 
6 
0 
70017 
6 
0 
52652 
14 
0 
31714 
5 
0 
31714 
14 
0 
107760 
5 
0 
0 
31714 
6 
XCXG 
12 
0 
100 
0 
244 
0 
300 
0 
532 
0 
658 
0 
766 
0 
1270 
125125 
1396 
6 
1522 
0 
2026 
70017 
2152 
6 
2278 
0 
2782 
52652 
2908 
14 
3034 
0 
3538 
31714 
3664 
5 
3790 
0 
4294 
31714 
4420 
14 
4546 
0 
5050 
107760 
5176 
5 
5302 
0 
5410 
0 
5914 
31714 
6040 
6 
6166 
Mask 
GOOD CIRCUIT 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
0 0 
125125 125125 
6 6 
0 0 
70017 70017 
6 6 
0 0 
52652 52652 
14 14 
0 0 
31714 31714 
5 5 
0 0 
31714 31714 
14 14 
0 0 
107760 107760 
5 5 
0 0 
0 0 
31714 31714 
6 6 
Transform XCXD Test 
0 0 
6670 
125125 125125 
6796 
- 6  6 
6922 
0 0 
7426 
146063 146063 
7552 
14 14 
7678 
0 0 
8182 
34307 34307 
8308 
5 5 
84 34 
0 0 
89 38 
34307 34307 
9064 
14 14 
9190 
0 0 
9694 
52652 52652 
9820 
5 5 
9946 
0 0 
10054 
0 0 
10558 
70017 70017 
10684 
11 11 
10810 
0 0 
11314 
125125 125125 
11440 
11 11 
11566 
0 0 
12070 
143470 143470 
12196 
14 14 
12322 
0 0 
12826 
34307 34307 
12952 
12 12 
13078 
0 0 
0 
125125 
6 
0 
146063 
.14 
0 
34307 
5 
0 
34307 
14 
0 
52652 
5 
0 
0 
70017 
11 
0 
125125 
11 
0 
143470 
14 
0 
34307 
12 
0 
0 
125125 
6 
0 
146063 
14 
0 
34307 
5 
0 
34307 
14 
0 
52652 
5 
0 
0 
70017 
11 
0 
125125 
11 
0 
143470 
14 
0 
34307 
12 
0 
13582 
52652 52652 52652 52652 
13708 -94- 
14 14 
13834 
0 0 
14338 
70017 70017 
14464 
12 12 
14590 
0 0 
14698 
0 0 
15202 
177777 177777 
15328 
11 11 
15454 
0 0 
15958 
15744 15744 
16084 
11 11 
16210 
0 0 
16714 
34307 34307 
16840 
14 14 
16966 
0 0 
17470 
14 
0 
70017 
12 
0 
0 
177777 
11 
0 
15744 
11 
0 
34307 
14 
0 
14 
0 
70017 
12 
0 
0 
177777 
11 
0 
15744 
11 
0 
34307 
14 
0 
162033 162033 162033 162033 
12 12 12 12 
0 0 0 0 
70017 70017 70017 70017 
14 14 14 14 
0 0 0 0 
143470 143470 143470 143470 
17596 
17722 
18226 
18352 
18478 
18982 
19108 
12 12 12 12 
-95- 
VBOlQUADl 
12 
0 0 
82 
0 0 
208 
0 0 
334 
0 0 
838 
100000 100000 
964 
0 0 
1090 
0 0 
1594 
100000 100000 
1720 
10 10 
1846 
0 0 
2350 
100000 100000 
2476 
10 10 
2602 
0 0 
3106 
100000 100000 
3232 
10 10 
3358 
0 0 
3862 
100000 100000 
3988 
4 4 
4114 
0 D 
4618 
100001 100001 
4744 
GOOD CIRCUIT 
0 0 
0 0 
0 0 
0 0 
100000 100000 
0 0 
0 0 
100000 100000 
10 10 
0 0 
100000 100000 
10 10 
0 0 
100000 100000 
10 10 
0 0 
100000 100000 
4 4 
0 0 
100001 100001 
.a 
23 23 23 23 
0 0 0 0 
4870 
5374 
5500 
100000 100000 100000 100000 
14 14 14 14 
0 0 0 0 
5626 
6130 
6256 
100001 100001 100001 100001 
33 33 33 33 
6382 
6886 
0 0 0 0 
Voter Test Quad1 
100000 100000 100000 100000 
4 4 4 4 
0 0 0 0 
100000 100000 100000 100000 
7012 
7138 
7642 
7768 
7894 
8398 
8524 
8650 
9154 
9280 
9406 
9910 
10036 
10162 
10666 
14 14 14 14 
0 0 0 0 
100002 100002 100002 100002 
23 23 23 23 
0 0 0 0 
100002 100002 100002 100002 
33 33 33 33 
0 0 0 0 
100000 100000 100000 100000 
4 4 4 4 
0 0 0 0 
100001 100001 100001 100001 
10792 
27 27 27 27 - 
10918 
11422 
11548 
27 27 27 27 
11674 
0 0 0 0 
-12178 
100003 100003 100003 100003 
12304 
23 23 23 23 
12430 
0 0 0 0 
12934 
100000 100000 100000 100000 
13060 
2 2 2 2 
13186 
0 0 0 0 
13690 
100001 100001 100001 100001 
13816 
13942 
14446 
0 0 0 0 
100002 100002 100002 100002 
2s 2s 25 25 
0 0 0' 0 
-98- 
100000 100000 100000 100000 
12 12 12 12 
0 0 0 0 
100001 100001 100001 100001 
35 35 35 35 
0 0 0 0 
14572 
14698 
15202 
15328 
15454 
15958 
100001 100001 
16084 
31 31 
16210 
0 0 
16714 
100001 100001 
16840 
1 1. 
16966 
0 0 
17470 
100001 100001. 
17596 
31 31 
17722 
0 0 
18226 
100601 100001 
31 31 
0 0 
100001 100001 
1 1 
0 0 
100001 100001 
31 31 
0 0 
100001 100001 
18352 
11 11 
18478 
0 0 
18982 
100000 100000 
19108 
6 6 
19234 
0 0 
19738 
100001 100001 
19864 
25 25 
19990 
0 0 
20494 
100002 100002 
20620 
23 23 
20746 
0 0 
21250 
100003 100003 
21376 
27 27 
21502 
0 0 
22006 
100001 100001 
11 11 
- 0  0 
100000 100000 
6 6 
0 0 
100001 100001 
25 25 
0 0 
100002 100002 
23 23 
0 0 
100003 100003 
27 27 
0 0 
-97- 
100001  100001 100001 100001 
35 35 35 35 22132 
22258 
0 0 0 0 
22762 
2 2 0 8 8  
100001 100001 100001 100001 
5 5 5 5 
0 
23014 
0 0 0 
23518 
23644 
23770 
100003 100003 100003 100003 
33 33 33 33 
0 0 0 0 - 
24274 
24400 
100003 100003 100003 100003 
23 23  23 23  _ -  
24526 
0 0 0 0 - 
25030 
25156 2 
100000 100000 100000 100000 
2 2 2 - 
25282 
0 0 0 0 
25786 
25912 
100000 100000 100000 100000 
1 2  12  12  1 2  
26038 
26542 
26668 
0 0 0 
100002 100002 100002 100002 
0 
2 5  2 s  25 25 _ _  
26794 
0 0 0 0 
27298 
27424 
LO0002 100002 100002 100002 
35 35 35 35 _ -  
27550 
0 0 0 0 
28054 
100000 100000 100000 100000 
6 
28180 
h 6 6 - 
0 
28306 
0 0 0 - 
28810 
28936 
L O O O O l  100001 100001 100001 
2 3  2 3  23 23 
-~ 
29062 
0 0 
29566 
0 0 
100002 100002 100002 100002 
25 25 25 25 
0 0 0 0 
29692 
29818 
- 
30322 
100003 100003 100003 100003 
30448 
30574 
27 27 27 27 
0 0 0 0 
31078 
31204 
100002 100002 100002 100002 
31 31 31 31 
31330 
31834 
31960 
32086 
32590 
32716 
32842 
0 0 0 0 
100002 100002 100002 100002 
31 31 31 31 
0 0 0 0 
100002 lO"02 100002 100002 
1 1 1 1 
0 0 0 0 -
33346 
33472 
100002 100002 100002 100002 
11 11 11 11 _ _  
33598 
34102 
34228 
34354 
34858 
34984 
35110 
35614 
35740 
35866 
36370 
36496 
36622 
37126 
0 0 0 
100002 100002 100002 
35 35 35 
0 0 0 
100003 100003 100003 
33 33 33 
0 0 0 
100002 100002 100002 
5 5 5 
0 0 0 
100003 100003 100003 
23 23  23 
0 0 0 
0 
100002 
35 
0 
100003 
33 
0 
100002 
5 
0 
100003 
23 
0 
-98- 
100000 100000 
37252 
2 2 
37378 
0 0 
37882 
100001 100001 
38008 
27 27 
38134 
0 0 
38638 
100002 100002 
38764 
27 27 
38890 
0 0 
39394 
100003 100003 
39520 
2s 2s 
39646 
0 0 
40150 
100001 100001 
40276 
33 33 
40402 
0 0 
40906 
100001 100001 
41032 
3 3 
41158 
0 0 
41662 
100003 100003 
41788 
35 35 
41914 
0 0 
42418 
100003 100003 
42544 
25 2s 
42670 
0 0 
43174 
100002 100002 
43300 
33 33 
43426 
0 0 
43930 
100003 100003 
44056 
35 35 
44182 
0 0 
44686 
100000 100000 
2 2 
0 0 
100001 100001 
27 27 
0 0 
100002 100002 
27 27 
0 0 
100003 100003 
2s 25 
0 0 
100001 100001 
33 33 
0 0 
100001 100001 
3 3 
0 0 
100003 100003 
3s 35 
0 0 
100003 100003 
2s 25 
0 0 
100002 100002 
33 33 
0 0 
100003 100003 
3s 35 
0 0 
100002 100002 
44812 
3 3 
44938 
0 0 
45142 
100003 100003 
45568 
25 25 
45694 
0 0 
46198 
100003 100003 
46324 
31 31 
46450 
0 0 
46954 
100003 100003 
47080 
31 31 
47206 
0 0 
47710 
100003 100003 
47836 
31 31 
47962 
0 0 
48466 
100003 100003 
48592 
1 1 
48718 
0 0 
49222 
100000 100000 
49348 
1 1 
49474 
0 0 
49978 
100001 100001 
50104 
26 26 
50230 
0 0 
50734 
100000 100000 
50860 
11 11 
50986 
0 0 
51490 
100001 100001 
51616 
36 36 
51742 
0 0 
52246 
100002 100002 
3 3 
0 0 
100003 100003 
25 25 
0 0 
100003 100003 
31 31 
0 0 
100003 100003 
31 31 
0 0 
100003 100003 
31 31 
0 0 
100003 100003 
1 1 
0 0 
100000 100000 
1 1 
0 0 
100001 100001 
26 26 
0 0 
100000 100000 
11 11 
0 0 
100001 100001 
36 36 
0 0 
-99- 
100001 100001 100001 100001 
32 32 32 32 
0 0 0 0 
100001 100001 100001 100001 
2 2 2 2 
0 0 0 0 
52372 
52498 
53002 
53128 
53254 
100003 100003 100003 100003 
- 
53758 
100001 100001 100001 100001 
53884 
32 32 32 32 
54010 
54514 
54640 
54766 
55270 
55396 
0 0 0 0 
100001 100001 100001 100001 
12 12 12 12 
0 0 0 0 
100000 100000 100000 100000 
5 5 5 5 - 
55522 
0 0 0 0 
56026 
56152 
56278 
100001 100001 100001 100001 
26 26 26 26 
0 0 0 0 
56782 
100002 100002 100002 100002 
56908 
57034 
57538 
57664 
57790 
23 23 23 23 
0 0 0 0 
100003 100003 100003 100003 
27 27 27 27 
0 0 0 0 
58294 
58420 
100001 100001 100001 100001 
36 36 36 36 
58546 
0 0 0 0 
59050 
59176 
100001 100001 100001 100001 
6 6 6 6 
59302 
0 0 
59806 
0 0 
_. ~ 
59932 
33 33 33 33 
60058 
0 0 0 0 
00003 
60814 
0 0 0 0 
61318 
61444 
100001 100001 100001 100001 
34 34 34 34 
61570 
0 0 0 0 
62074 
100001 100001 100001 100001 
62200 4 4 
4 4 
62326 0 0 
0 0 
62830 
62956 34 34 34 
0 63082 0 0 0 
100001 100001 100001 100001 
34 
63586 
63712 14 14 
14 14 
63838 0 0 
0 0 
64342 
64468 10 10 
10 10 
64594 0 0 
0 0 
100001 100001 100001 100001 
100001 100001 100001 100001 
65098 
100001 100001 100001 100001 
0 65224 0 0 0 
65350 
0 0 0 0 - 
65854 
100001 100001 100001 100001 
, 65980 10 
10 10 10 
66106 
0 0 0 0 
66610 
66736 
100001 100001 100001 100001 
10 10 10 10 - -  
66862 
67366 
0 0 0 0 
-100- 
100001 100001 100001 100001 
34 34 34 34 
0 0 0 0 
100001 100001 100001 100001 
4 4 4 4 
0 0 0 0 
100003 100003 100003 100003 
37 37 37 37 
0 0 0 0 
LOO003 100003 100003 100003 
27 27 27 27 
0 0 0 0 
100001 100001 100001 100001 
14 14 14 14 
0 0 0 0 
100001 100001 100001 100001 
67492 
67618 
68122 
68248 
68374 
68878 
69004 
69130 
69634 
69760 
69886 
70390 
70516 
70642 
71146 
71272 
4 4 
71398 
0 0 
71902 
100003 100003 
72028 
33 33 
72154 
0 0 
72658 
.LOO003 100003 
72784 
23 23 
72910 
0 0 
73414 
100000 100000 
73540 
3 3 
73666 
0 0 
74170 
100001 100001 
74296 
26 26 
74422 
0 0 
74926 
4 4 
0 0 
100003 100003 
33 33 
0 0 
100003 100003 
23 23 
0 0 
100000 100000 
3 3 
0 0 
100001 100001 
26 26 
0 0 
100002 100002 
75052 
25 25 
75178 
0 0 
75682 
100003 100003 
75808 
27 27 
75934 
0 0 
76438 
100001 100001 
76564 
32 32 
76690 
0 0 
77194 
100001 100001 
77320 
2 2 
77446 
0 0 
77950 
100003 100003 
78076 
37 37 
78202 
0 0 
78706 
100003 100003 
78832 
27 27 
78958 
0 0 
79462 
100002 100002 
79588 
31 31 
79714 
0 0 
80218 
100003 100003 
80344 
37 - 37 
80470 
0 0 
80974 
100002 100002 
81100 
1 1 
81226 
0 0 
81730 
100003 100003 
81856 
27 27 
81982 
0 0 
82486 
100002 100002 
25 25 
0 0 
100003 100003 
27 27 
0 0 
100001 100001 
32 32 
0 0 
100001 100001 
2 2 
0 0 
100003 100003 
37 37 
0 0 
100003 100003 
27 27 
0 0 
100002 100002 
31 31 
0 0 
100003 100003 
37 37 
0 0 
100002 100002 
1 1 
0 0 
100003 100003 
27 27 
0 0 
-101- 
100003 100003 100003 100003 
82612 
82738 
33 33 33 33 
0 0 0 0 - 
83242 
83368 
100003 100003 100003 100003 
33 33 33 33 
0 
83494 
0 0 0 - 
83998 
100003 100003 100003 100003 
33 
84124 
33 33 33 - -  
84250 
0 0 0 
84754 
84880 
100003 100003 100003 100003 
3 3 3 3 
0 
0 
85006 
0 0 0 - 
85510 
85636 
100001 100001 100001 100001 
36 36 36 36 
85762 
86266 
86392 
86518 
87022 
87148 
87274 
87778 
87904 
88030 
88534 
88660 
88786 
89290 
89416 
89542 
‘ j 0 0 4 G  
0 0 0 0 
100001 100001 100001 100001 
6 6 6 6 
0 0 0 0 
100003 100003 100003 100003 
35 3s 35 35 
0 0 0 0 
100003 100003 100003 100003 
25 25 25 25 
0 0 0 
100001 100001 100001 100001 
12 12 12 12 
0 0 0 
100001 100001 100001 100001 
0 
0 
2 2 2 
0 0 0 
2 
0 
100003 100003 100003 100003 
90172 
35 35 35 3s 
90298 
0 0 0 
90802 
90928 
100003 100003 100003 100003 
25 25 25 25 
0 
_ -  
91054 
0 0 0 0 
91558 
91684 
100003 100003 100063 100003 
35 35 35 35 
0 
91810 
0 0 0 
92314 
92440 
100003 100003 100003 100003 
35 35 35 35 _ -  
92566 
0 0 0 0 
93070 
93196 
93322 0 0 
0 0 
93826 
100003 100003 100003 100003 
93952 5 5 
5 5 
94078 0 0 
0 0 
100003 100003 100003 100003 
35 35 35 35 
- 
94582 
94708 
100003 100003 100003 100003 
31 31 31 31 _ -  
94834 
0 0 0 
95338 
95464 
100003 100003 100003 100003 
31 31 31 31 
0 
-
95590 
0 0 0 
96094 
96220 
100003 100003 100003 100003 
11 11 11 11 
0 
96346 
0 0 0 0 
96850 
100003 100003 100003 100003 
1 96976 1 
1 1 
-102- 
Voter Test Quad2 
I 
GOOD CIRCUIT 
- 7  
VBOlQUAD2 
16 
0 0 
82 
0 0 
208 
0 0 
334 
0 0 
038 
25 25 
964 
1 1 
1090 
0 0 
1594 
25 25 
1720 
11 11 
i346 
0 0 
2350 
1025 1025 
2476 
26 26 
2602 
0 0 
3106 
1025 1025 
3232 
36 36 
3358 
0 0 
3862 
25 25 
3988 
5 5 
4114 
0 0 
4618 
425 425 
4744 
23 23 
4870 
0 0 
5374 
1025 1025 
5500 
26 26 
5626 
0 0 
6130 
1425 1425 
6256 
27 27 
6382 
0 0 
6886 
0 
0 
0 
0 
25 
1 
0 
25 
11 
0 
102s 
26 
0 
1025 
36 
0 
25 
5 
0 
425 
23 
0 
1025 
26 
0 
1425 
27 
0 
0 
0 
0 
0 
25 
1 
0 
25 
11 
0 
1025 
26 
0 
1025 
. 36 
0 
2s 
5 
0 
425 
23 
0 
1025 
26 
0 
1425 
27 
0 
1025 1025 1025 1025 
32 32 ' 32 32 
0 0 0 0 
1025 1025 1025 1025 
7012 
7138 
7642 
7768 
32 32 32 32 
7894 
0 0 .  0 0 
0398 
0524 
1025 1025 1025 1025 
2 2 
8650 
0 0 
9154 
1025 1025 
9280 
12 12 
9406 
0 0 
9910 
1025 1025 
10036 
36 36 
10162 
0 0 
10666 
1425 1425 
10792 
33 33 
10918 
0 0 
11422 
1025 1025 
11548 
6 6 
11674 
0 0 
12178 
1425 1425 
12304 
23 23 
12430 
0 0 
2 
0 
1025 
12 
0 
1025 
36 
0 
1425 
33 
0 
1025 
6 
0 
1425 
23 
0 
2 
0 
1025 
12 
0 
1025 
36 
0 
1425 
33 
0 
1025 
6 
0 
1425 
23 
0 
12934 
25 25 25 25 
13060 
13186 
3 3 3 3 
0 0 0 0 
13690 
13816 
425 425 425 425 
25 25 25 25 
13942 
14446 
0 0 0 0 
-103- 
1025 1025 
14572 
26 26 
14698 
0 0 
15202 
1425 1425 
15328 
27 27 
15454 
0 0 
15958 
425 425 
16084 
31 31 
16210 
0 0 
16714 
425 425 
16840 
1 1 
16966 
0 0 
17470 
1425 1425 
17596 
37 37 
17722 
0 0 
18226 
1025 
26 
0 
1425 
27 
- 0  
425 
31 
0 
425 
1 
0 
1425 
37 
0 
1025 
26 
0 
1425 
27 
0 
425 
31 
0 
425 
1 
0 
1425 
37 
0 
1425 1425 
18352 
27 27 
18478 
0 0 
18982 
1c2s 102s 
19108 
32 32 
19234 
0 0 
19730 
1425 1425 
19864 
37 37 
19990 
0 0 
20494 
1025 1025 
20620 
2 2 
20746 
0 0 
21250 
1425 1425 
21376 
27 27 
21502 
0 0 
22006 
1425 
27 
0 
102s 
32 
0 
1425 
37 
0 
102s 
2 
0 
1425 
27 
0 
1425 
27 
0 
1025 
32 
0 
1425 
37 
0 
1025 
2 
0 
1425 
27 
0 
- 104- 
1425 1425 
22132 
33 33 
22258 
0 0 
22762 
1425 1425 
22888 
33 33 
23014 
0 0 
23518 
1425 1425 
23644 
33 33 
23770 
0 0 
24274 
1425 1425 
24400 
3 3 
24526 
0 0 
25030 
1025 1025 
25156 
34 34 
25282 
0 0 
25786 
1025 1025 
25912 
34 34 
26038 
0 0 
26542 
1025 1025 
26668 
4 4 
26794 
0 0 
1025 1025 
27424 
14 14 
27550 
0 0 
28054 
1025 1025 
28180 
34 34 
28306 
0 0 
28810 
1425 1425 
28936 
37 37 
29062 
0 0 
29566 
27298 
1425 
33 
0 
1425 
33 
0 
1425 
33 
0 
1425 
3 
0 
1025 
34 
0 
1025 
34 
0 
1025 
4 
0 
1025 
14 
0 
1025 
34 
0 
1425 
37 
0 
1425 
33 
0 
1425 
33 
0 
1425 
33 
0 
1425 
3 
0 
1025 
34 
0 
1025 
34 
0 
1025 
4 
0 
1025 
14 
0 
1025 
34 
0 
1425 
37 
0 
1025 1025 
29692 
4 4 
29810 
0 0 
30322 
1425 1425 
30448 
27 27 
30574 
0 '0 
31078 
1025 1025 
31204 
10 10 
31330 
0 0 
31834 
1025 1025 
31960 
10 10 
32086 
0 0 
32590 
1025 1025 
32716 
0 0 
32842 
0 0 
33346 
1025 1025 
33472 
10 10 
33598 
0 0 
34102 
1025 1025 
34228 
14 14 
34354 
0 0 
34858 
1425 1425 
34984 
33 33 
35110 
0 0 
35614 
1025 1025 
35740 
4 4 
35866 
0 0 
36370 
1425 1425 
36496 
23 23 
36622 
0 0 
37126 
1025 
4 
0 
1425 
27 
0 
1025 
10 
0 
1025 
10 
0 
1025 
0 
0 
1025 
10 
0 
1025 
14 
0 
1425 
33 
0 
102s 
4 
0 
1425 
23 
0 
1025 
4 
0 
1425 
27 
0 
1025 
10 
0 
1025 
10 
0 
1025 
0 
0 
1025 
10 
0 
1025 
14 
0 
1425 
33 
0 
1025 
4 
0 
1425 
23 
0 
-105- 
1025 1025 
37252 
36 36 
37378 
0 0 
37882 
1425 1425 
38008 
35 35 
38134 
0 0 
38638 
1025 1025 
38764 
6 6 
38890 
0 0 
I 39394 
1425 1425 
39520 
25 25 
39646 
0 0 
40150 
1425 1425 
40276 
35 35 
40402 
0 0 
40906 
1425 1425 
41032 
35 35 
41158 
0 0 
41662 
1425 1425 
41788 
35 35 
41914 
0 0 
42418 
1425 1425 
42544 
5 5 
I 42670 
0 0 
43174 
1025 1025 
13300 
12 12 
43426 
0 0 
43930 
1425 1425 
41056 
35 35 
0 0 
I 
I 
I 44182 
44686 
10 25 
36 
0 
1425 
35 
* o  
1025 
6 
0 
1425 
25 
0 
1425 
35 
0 
1425 
35 
0 
1425 
35 
0 
1425 
5 
0 
1025 
12 
0 
1425 
35 
0 
1025 
36 
0 
1425 
35 
0 
102s 
6 
0 
1425 
25 
0 
142s 
35 
0 
1425 
35 
0 
1425 
35 
0 
1425 
5 
0 
1025 
12 
0 
1425 
35 
0 
1025 1025 
44812 
2 2 
44938 
0 0 
45442 
1425 1425 
45568 
25 25 
45694 
0 0 
46198 
1425 1425 
46324 
31 31 
46450 
0 0 
46954 
1425 1425 
47080 
11 11 
47206 
0 0 
47710 
1425 1425 
47836 
31 31 
47962 
48466 
48592 
0 0 '  
1425 1425 
1 1 
48718 
0 0 
49222 
25 25 
49348 
1 1 
49474 
0 0 
49978 
425 425 
50104 
27 27 
. 50230 
0 0 
50734 
1025 1025 
50860 
27 27 
50986 
0 0 
51490 
1425 1425 
51616 
26 26 
51742 
0 0 
52246 
1025 
2 
0 
1425 
25 
. o  
1425 
31 
0 
1425 
11 
0 
1425 
31 
0 
1425 
1 
0 
, 2s 
1 
0 
425 
27 
0 
102s 
27 
0 
1425 
26 
0 
1025 
0 
1425 
25 
0 
1425 
31 
0 
1425 
11 
0 
1425 
31 
0 
1425 
1 
0 
25 
1 
0 
425 
27 
0 
1025 
27 
0 
1425 
26 
0 
-106- 
425 425 
52372 
33 33 
52498 
0 0 
53002 
425 425 
53128 
3 3 
53254 
0 0 
53758 
1425 1425 
53884 
36 36 
54010 
0 0 
54514 
1425 1425 
54640 
26 26 
54766 
0 0 
55270 
1025 1025 
55396 
33 33 
55522 
0 0 
56026 
1425 1425 
56152 
36 36 
56278 
0 0 
56782 
1025 1025 
56908 
3 3 
57034 
0 0 
57538 
1425 1425 
57664 
26 26 
57790 
0 0 
58294 
1425 1425 
58420 
32 32 
58546 
0 0 
59050 
1125 1425 
59176 
32 32 
59302 
0 0 
59806 
425 
33 
0 
425 
3 
- 0  
1425 
36 
0 
1425 
26 
0 
1025 
33 
0 
1425 
36 
0 
1025 
3 
0 
1425 
26 
0 
1425 
32 
0 
1425 
32 
0 
425 
33 
0 
425 
3 
0 
1425 
36 
0 
1425 
26 
0 
102s 
33 
0 
1425 
36 
0 
1025 
3 
0 
1425 
26 
0 
1425 
32 
0 .  
1425 
32 
0 
1425 1425 
59932 
32 32 
60058 
0 0 
60562 
1425 1425 
60688 
2 2 
60814 
0 0 
61318 
425 425 
61444 
35 35 
61570 
0 0 
62074 
425 425 
62200 
5 5 
62326 
0 0 
62830 
1425 1425 
62956 
36 36 
63082 
0 0 
63586 
1425 1425 
63712 
26 26 
63838 
0 0 
64342 
425 425 
64468 
11 11 
64594 
0 0 
65098 
425 425 
65224 
1 1 
65350 
0 0 
65854 
1425 1425 
65980 
36 36 
66106 
0 0 
66610 
1425 1425 
66736 
26 26 
66862 
0 0 
67366 
1425 
32 
0 
1425 
2 
0 
425 
35 
0 
425 
5 
0 
1425 
36 
0 
1425 
26 
0 
425 
11 
0 
425 
1 
0 
1425 
36 
0 
1425 
26 
0 
1425 
32 
0 
1425 
2 
0 
425 
35 
0 
425 
5 
0 
1425 
36 
0 
1425 
26 
0 
425 
11 
0 
425 
1 
0 
1425 
36 
0 
1425 
26 
0 
-107- 
425 1425 
67492 
36 36 
67618 
0 0 
68122 
1425 1425 
68248 
36 36 
68374 
0 0 
68878 
1425 1425 
69004 
36 36 
69130 
0 0 
69634 
1425 1425 
69760 
6 6 
69886 
0 0 
70390 
1425 1425 
70516 
32 32 
70642 
0 0 
71146 
1425 1425 
71272 
32 32 
71398 
0 0 
71902 
1425 1425 
72028 
12 12 
72154 
0 0 
72658 
1425 1425 
72784 
2 2 
72910 
0 0 
73414 
1025 1025 
73540 
35 3s 
73666 
0 0 
74170 
1'125 1425 
74296 
36 36 
74422 
0 0 
71926 
~~ 
1425 
36 
0 
1425 
36 
0 
1425 
36 
0 
1425 
6 
0 
1425 
32 
0 
1425 
32 
0 
1425 
12 
0 
1425 
2 
0 
1025 
35 
0 
1425 
36 
0 
1425 
36 
0 
1425 
36 
0 
1425 
36 
0 
1425 
6 
0 
1425 
32 
0 
1425 
32 
0 
1425 
12 
0 
1425 
2 
0 
1025 
35 
0 
1425 
36 
0 
1025 1025 
75052 
5 5 
75178 
0 0 
75682 
1425 1425 
75808 
26 26 
75934 
0 0 
76438 
1425 1425 
76564 
36 36 
76690 
0 0 
77194 
1425 1425 
77320 
36 36 
77446 
0 0 
77950 
1425 1425 
78076 
36 36 
70202 
0 0 
78706 
1425 1425 
78832 
6 6 
78958 
0 0 
79462 
1025 1025 
79588 
11 11 
79714 
0 0 
80218 
1425 1425 
80344 
36 36 
80470 
0 0 
80974 
1025 1025 
81100 
1 1 
81226 
0 0 
81730 
1425 1425 
81856 
26 26 
81982 
0 0 
02486 
1025 
5 
0 
1425 
26 
0 
1425 
36 
0 
1425 
36 
0 
1425 
36 
0 
1425 
6 
0 
1025 
11 
0 
1425 
36 
0 
1025 
1 
0 
1425 
26 
0 
1025 
5 
0 
1425 
26 
0 
1425 
36 
0 
1425 
36 
. 0' 
1425 
36 
0 
1425 
6 
0 
1025 
11 
0 
1425 
36 
0 
1025 
1 
0 
1425 
26 
0 
-108- 
1425 1425 
82612 
32 32 
82738 
0 0 
83242 
1425 1425 
83368 
12 12 
83494 
0 0 
83998 
1425 1425 
84124 
32 32 
84250 
0 0 
84754 
1425 1425 
84880 
- 2 
85006 
0 0 
85510 
1.425 1425 
85636 
34 34 
85762 
0 0 
86266 
1425 1425 
86392 
34 34 
86518 
0 0 
87022 
1425 1425 
34 34 
87274 
0 0 
1425 1425 
87904 
4 4 
88030 
0 0 
88534 
1425 1425 
88660 
34 34 
88786 
0 0 
89290 
1425 1425 
89416 
31 34 
89512 
0 0 
90016 
3 
87148 
8-777a 
1425 
32 
0 
1425 
12 
0 
1425 
32 
0 
1425 
2 
0 
1425 
34 
0 
1425 
34 
0 
1425 
34 
0 
1425 
4 
0 
1425 
34 
0 
1425 
34 
0 
1425 
32 
0 
1425 
12 
0 
1425 
32 
0 
1425 
2 
0 
1425 
34 
0 
1425 
34 
0 
1425 
34 
0 
1425 
4 
0 
1425 
34 
0 
1425 
34 
0 
1425 1425 
90172 
14 14 
90298 
0 0 
90802 
1425 1425 
90928 
4 4 
91054 
0 0 
91558 
1425 1425 
91684 
' 34 34 
91810 
0 0 
92314 
1425 1425 
92440 
14 14 
92566 
0 0 
93070 
1425 1425 
93196 
34 34 
93322 
0 0 
93826 
1425 1425 
93952 
4 4 
94078 
0 0 
94582 
1425 1425 
94708 
10 10 
94834 
0 0 
95338 
1425 1425 
95464 
10 10 
95590 
0 0 
96094 
1425 1425 
96220 
10 10 
96346 
0 0 
96850 
1425 1425 
96976 
0 0 
1425 
14 
0 
1425 
4 
0 
1425 
34 
0 
1425 
14 
0 
1425 
34 
0 
1425 
4 
0 
1425 
10 
0 
1425 
10 
0 
1425 
10 
0 
1425 
0 
1425 
14 
0 
1425 
4 
0 
1425 
34 
0 
1425 
14 
0 
1425 
34 
0 
1425 
4 
0 
1425 
10 
0 
1425 
10 
0 
1425 
10 
0 
1425 
0 
- 109- 
Voter Test BO1 3X.A 
VBO 13xA GOOD CIRCUIT 
12 
~ 100 
226 
334 
838 
964 
1090 
1594 
1720 
1846 
2350 
2476 
2602 
3106 
3232 
3358 
3862 
3988 
4114 
4618 
4744 
4870 
5374 
5500 
5626 
6130 
6256 
6382 
6886 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
100000 100000 100000 100000 
1 1 1 1 
0 0 0 0 
100000 100000 100000 100000 
0 0 0 0 
100000 100000 100000 100000 
0 0 0 0 
100000 100000 100000 100000 
0 0 0 0 
100000 100000 100000 100000 
5 5 5 5 
0 0 0 0 
100001 100001 100001 100001 
3 3 3 3 
0 0 0 0 
100000 100000 100000 100000 
0 0 0 0 
100001 100001 100001 100001 
0 0 0 0 
11 11 11 11 
11 11 11 11 
11 11 11 11 
15 15 15 15 
13 13 13 13 
100000 100000 100000 100000 
5 5 5 5 
0 0 0 0 
7012 
7138 
7642 
100000 100000 100000 100000 b _ -  
7768 
7894 
8398 
8524 
8650 
9154 
9280 
9406 
15 15 15 15 
0 0 0 0 
100002 100002 100002 100002 
3 3 3 3 
0 0 0 0 
100002 100002 100002 100002 
13 13 13 13 
0 0 0 0 
9910 
100000 100000 100000 100000 
10036 
10162 
10666 
10792 
10918 
5 5 5 5 
0 0 0 0 
100001 100001 100001 100001 
7 7 7 7 
0 0 0 0 
11422 
100002 100002 100002 100002 
11548 
7 7 7 7 
11674 
0 0 0 0 
12178 
100003 100003 100003 100003 
12304 3 3 
3 3 
12430 
12934 
13060 3 3 
13186 0 0 0 
0 0 0 0 
100000 100000 100000 100000 
3 3 
0 
13690 
13816 
100001 100001 100001 100001 
5 5 5 5 
L 
- 
13942 
14446 
0 0 0 0 
-110- 
l b  
100000 100000 100000 100000 
13 13 13 13 
0 0 0 0 
100001 100001 100001 100001 
15 15 15 1s 
0 0 0 0 
14572 
14698 
15202 
15328 
15454 
15958 
16084 
16210 
16714 
16840 
16966 
17470 
17596 
17722 
18226 
100001 100001 100001 100001 
11 11 11 11 
0 0 0 0 
100001 100001 100001 100001 
1 1 1 1 
0 0 0 0 
100001 100001 100001 100001 
11 11 11 11 
0 0 0 0 
100001 100001 
18352 
11 11 
18478 
0 0 
18982 
100000 100000 
19108 
7 7 
19234 
0 0 
19738 
100001 100001 
19864 
5 5 
19990 
0 0 
20494 
100002 100002 
20620 
3 3 
20746 
0 0 
21250 
100003 100003 
21376 
7 7 
21502 
0 0 
22006 
100001 100001 
11 11 
0 0 
100000 100000 
7 7 
0 0 
100001 100001 
5 5 
0 0 
100002 100002 
3 3 
0 0 
100003 100003 
7 7 
0 0 
-111- 
100001 100001 100001 
15 15 15 
0 0 0 
100001 100001 100001 
5 5 5 
0 0 ' 0  
100003 100003 100003 
13 13 13 
0 0 0 
100003 100003 100003 
3 3 3 
0 0 0 
25 25 25 
3 3 3 
0 0 0 
25 25 25 
13 13 13 
0 0 0 
1025 1025 1025 
5 5 5 
0 0 0 
1025 1025 1025 
15 15 15 
0 0 0 
25 25 25 
7 7 7 
0 0 0 
425 425 425 
3 3 3 
0 0 0 
22132 
22258 
22762 
22888 
23014 
23518 
23644 
23770 
24274 
24400 
24526 
25030 
25156 
25282 
25786 
25912 
26038 
26542 
26668 
26794 
27298 
27424 
27550 
28054 
28180 
28306 
28810 
28936 
29062 
29566 
100001 
15 
0 
100001 
5 
0 
100003 
13 
0 
100003 
3 
0 
25 
3 
0 
55 
13 
0 
1025 
5 
0 
1025 
15 
0 
25 
7 
0 
425 
3 
0 
1025 1025 
29692 
5 5 
29818 
0 0 
30322 
1425 1425 
30448 
7 7 
30574 
0 0 
31078 
1025 1025 
31204 
11 11 
31330 
0 0 
31834 
1025 1025 
31960 
11 11 
32086 
0 0 
32590 
1025 1025 
32716 
1 1 
32842 
0 0 
33346 
1025 1025 
33472 
11 11 
33598 
0 0 
34102 
1025 1025 
34228 
15 15 
34354 
0 0 
34858 
1425 1425 
34984 
13 13 
35110 
0 0 
35614 
1025 1025 
35740 
5 5 
35866 
0 0 
36370 
1425 1425 
36496 
3 3 
36622 
0 0 
37126 
1025 
5 
0 
1425 
7 
0 
1025 
11 
0 
1025 
11 
0 
1025 
1 
0 
1025 
11 
0 
1025 
15 
0 
1425 
13 
0 
102s 
5 
0 
1425 
3 
0 
1025 
5 
0 
1425 
7 
0 
1025 
11 
0 
1025 
11 
0 
1025 
1 
0 
1025 
11 
0 
1025 
15 
0 
1425 
13 
0 
1025 
5 
0 
1425 a 
3 
0 
-112- 
I '  
25 25 
37252 
3 3 
37370 
0 0 
425 425 
38008 
7 7 
38134 
0 0 
386 38 
102s 102s 
38764 
7 7 
38890 
0 0 
39394 
1425 1425 
39520 
5 5 
39646 
0 0 
40150 
425 425 
40276 
13 13 
40402 
0 0 
40906 
425 425 
41032 
3 3 
41158 
0 0 
41662 
1425 1425 
41788 
15 15 
41914 
0 0 
42418 
1425 1425 
42544 
5 5 
42670 
0 0 
43174 
1025 1025 
13300 
13 13 
43426 
0 0 
43930 
1425 1425 
44056 
15 1s 
44182 
0 0 
44686 
37882. 
25 
3 
0 
425 
7 
0 
1025 
7 
0 
1425 
5 
0 
425 
13 
0 
425 
3 
0 
1425 
15 
0 
1425 
S 
0 
102s 
13 
0 
1425 
1s 
0 
25 
3 
0 
425 
7 
0 
102s 
7 
0 
1425 
5 
0 
425 
13 
0 
425 
3 
0 
1425 
15 
0 
1425 
5 
0 
1025 
13 
0 
1425 
15 
0 
1025 1025 
44812 
3 3 
44938 
0 0 
45442 
1425 1425 
45568 
5 5 
45694 
0 0 
46198 
1425 1425 
46324 
11 11 
46450 
0 0 
46954 
1425 1425 
47080 
11 11 
47206 
0 0 
47710 
1425 1425 
47836 
11 11 
47962 
0 0 
48466 
1425 1425 
48592 
1 1 
1025 
3 
0 
1425 
5 
0 
1425 
11 
0 
1425 
11 
0 
1425 
11 
0 
1425 
1 
1025 
3 
0 
1425 
5 
0 
1425 
11 
0 
1425 
11 
0 
1425 
11 
0 
1425 
1 
I 
-113- 
Voter Test BO1 3- 
VBO 13XB GOOD CIRCUIT 
12 
100 
226 
334 
838 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
100000 100000 100000 100000 
964 
2 2 
1090 
0 0 
1594 
100000 100000 
1720 
12 12 
1846 
0 0 
2350 
100000 100000 
2476 
12 12 
2602 
0 0 
3106 
100000 100000 
3232 
12 12 
3358 
0 0 
3862 
100000 100000 
3988 
6 6 
4114 
0 0 
4618 
100001 100001 
4744 
3 3 
4870 
0 0 
5374 
100000 100000 
5500 
16 . 16 
5626 
0 0 
6130 
100001 100001 
6256 
13 13 
6382 
0 0 
6886 
2 2 
0 0 
100000 100000 
12 12 
0 0 
100000 100000 
12 12 
0 0 
100000 100000 
12. 12 
0 0 
100000 100000 
6; 6 
0 0 
100001 100001 
3 3 
0 0 
100000 100000 
16 16 
0 0 
100001 100001 
13 13 
0 0 
-114 
100000 100000 100000 100000 
6 6 6 6 
0 0 0 0 
100000 100000 100000 100000 
16 16 16 16 
0 0 0 0 
100002 100002 100002 100002 
7012 
71 38 
7642 
7768 
7894 
8398 
8524 
8650 
9154 
9280 
9406 
9910 
10036 
10162 
10666 
10792 
10918 
11422 
11548 
11674 
12178 
12304 
12430 
12934 
13060 
13186 
13690 
13816 
13942 
14446 
3 3 3 3 
0 0 0 0 
100002 100002 100002 100002 
13 13 13 13 
0 0 0 0 
100000 100000 100000 100000 
6 6 6 6 
0 0 0 0 
100001 100001 100001 100001 
7 7 7 7 
0 0 0 0 
100002 100002 100002 100002 
7 7 7 7 
0 0 0 0 
100003 100003 100003 100003 
3 3 3 3 
0 0 0 0 
100000 100000 100000 100000 
3 3 3 3 
0 0 0 0 
100001 100001 100001 100001 
6 6 6 6 
0 0 0 0 
100000 100000 100000 100000 
14572 
13 13 13 13 
0 0 0 0 
100001 100001 100001 100001 
16 16 16 16 
0 0 0 0 
100001 100001 100001 100001 
12 12 12 12 
0 0 0 0 
100001 100001 100001 100001 
2 2 2 2 
0 0 0 0 
100001 100001 100001 100001 
14698 
15202 
15328 
15454 
15958 
16084 
16210 
16714 
16840 
16966 
17470 
17596 
12 12 12 12 
0 0 0 0 
100001 100001 100001 100001 
12 12 12 12 
0 0 0 0 
100000 100000 100000 100000 
7 7 7 7 
0 0 0 0 
100001 100001 100001 100001 
6 6 6 6 
0 0 0 0 
100002 100002 100002 100002 
3 3 3 3 
0 0 0 0 
1.00003 100003 100003 100003 
7 7 7 7 
0 0 0 0 
17722 
18226 
18352 
18478 
18982 
19108 
19234 
19738 
19864 
19990 
20494 
20620 
20746 
21250 
21376 
21502 
22006 
100001 100001 100001 10000~ 
22132 
16 16 16 16 
22258 
0 0 0 0 
22762 
100001 100001 100001 100001 
22888 
6 6 6 6 
23014 0 0 0 
0 
23518 
100003 100003 lOOOb3 100003 - 
23644 
13 13 13 13 
23770 
0 0 0 0 
24274 
100003 100003 100003 100003 
24400 
24526 
25030 
3 3 3 3 
0 0 0 0 
25 25 25 25 -~ 
25156 
3 3 3 3 
25282 
25786 
0 0 0 0 
25 25 25 25 
25912 
13 13 
26038 
0 0 
26542 
1025 1025 
26668 
6 6 
26794 
0 0 
27298 
1025 1025 
27424 
16 16 
27550 
0 0 
28054 
25 25 
28180 
7 7 
28306 
0 0 
28810 
425 425 
28936 
3 3 
29062 
0 0 
29566 
13 
0 
102s 
6 
0 
102s 
16 
0 
2s 
7 
0 
425 
3 
0 
13 
0 
1025 
6 
0 
1025 
16 
0 
25 
7 
0 
425 
3 
0 
-115- 
1025 1025 
29692 
6 6 
29818 
0 0 
30322 
1425 1425 
30448 
7 7 
30574 
0 0 
31078 
1025 1025 
31204 
12 12 
31330 
0 0 
31834 
1025 1025 
31960 
12 12 
32086 
0 0 
32590 
1025 1025 
32716 
2 2 
32842 
0 0 
33346 
1025 1025 
33472 
12 12 
33598 
0 0 
34102 
1025 1025 
34228 
16 16 
34354 
0 0 
1425 1425 
34984 
13 13 
35110 
0 0 
35614 
1025 1025 
35710 
G 0 
35866 
0 0 
36370 
1025 1425 
36196 
3 3 
36622 
0 0 
37126 
34858 
1025 
6 
0 
1425 
7 
0 
1025 
12 
0 
1025 
12 
0 
1025 
2 
0 
1025 
12 
0 
1025 
16 
0 
1425 
13 
0 
1025 
6 
0 
1.125 
3 
0 
1025 
6 
0 
1425 
7 
0 
1025 
12 
0 
1025 
12 
0 
1025 
2 
0 
1025 
12 
0 
1025 
16 
0 
1425 
13 
0 
1025 
6 
0 
1425 
3 
0 
25 25 
37252 
3 3 
37378 
0 0 
37882 
425 425 
38008 
7 7 
38134 
0 0 
38638 
1025 1025 
38764 
7 7 
38890 
0 0 
39394 
1425 1425 
39520 
6 6 
39646 
0 0 
40150 
425 425 
40276 
13 13 
40402 
0 0 
40906 
425 425 
41032 
3 3 
41158 
0 0 
41662 
1425 1425 
41788 
16 16 
41914 
0 0 
42418 
1425 1425 
42544 
6 6 
42670 
0 0 
43174 
1025 1025 
43300 
13 13 
43426 
0 0 
43930 
1425 1425 
44056 
16 16 
44182 
0 0 
44686 
25 
3 
0 
425 
7 
0 
1025 
7 
0 
1425 
6 
0 
425 
13 
0 
425 
3 
0 
1425 
16 
0 
1425 
6 
0 
1025 
13 
0 
1425 
16 
0 
25 
3 
0 
425 
7 
0 
1025 
7 
0 
1425 
6 
0 
425 
13 
0 
425 
3 
0 
1425 
16 
0 
1425 
6 
0 
1025 
13 
0 
1425 
16 
0 
-116- 
1025 1025 
44812 
3 3 
44938 
0 0 
45442 
1425 1425 
45568 
6 6 
45694 
0 0 
46198 
1425 1425 
46324 
12 12 
46450 
0 0 
46954 
1425 1425 
47080 
12 12 
47206 
0 0 
47710 
1425 1425 
47836 
12 12 
47962 
0 0 
48466 
1425 1425 
48592 
2 2 
100000 100000 
7012 
6 6 
7138 
0 0 
7642 
100000 100000 
7760 
1025 
3 
0 
1425 
6 
0 
1425 
12 
0 
1425 
12 
0 
1425 
12 
0 
1425 
2 
100000 
6 
0 
100000 
16 16 16 
0 0 0 
100002 100002 100002 
7894 
8398 
8524 
1025 
3 
0 
1425 
6 
0 
1425 
12 
0 
1425 
12 
0 
1425 
12 
0 
1425 
2 
100000 
6 
0 
100000 
16 
0 
100002 
5 5 5 5 
0 
8650 
0 0 0 - 
9154 
9280 
100002 100002 100002 100002 
15 15 15 15 -- 
9406 
0 0 0 0 
9910 
100000 100000 100000 100000 
6 10036 6 
6 6 
0 10162 0 
0 0 - 
10666 
10792 
100001 100001 100001 100001 
7 7 7 7 
0 10918 0 0 0 
11422 
100002 100002 100002 100002 
7 11548 7 7 7 
0 11674 0 0 0 
100003 100003 100003 100003 
5 12304 5 5 5 
0 12430 0 0 0 
12178 
- 
12934 
100000 100000 100000 100000 
13060 
5 5 
13186 
0 0 
5 
0 
5 
0 
13690 
100001 100001 100001 100001 - -  
13816 
13942 
14446 
6 6 6 
0 0 0 
6 
0 
-117- 
Voter Test BO1 3XC 
VB013XC GOOD CIRCUIT 
12 
- 100 
226 
334 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
838 
964 
100000 100000 100000 100000 
4 4 4 4 
0 0 0 0 
1090 
1594 
1720 
100000 100000 100000 100000 
14 14 14 14 
1846 
2350 
2476 
2602 
3106 
3232 
3358 
0 0 0 0 
100000 100000 100000 100000 
14 14 14 14 
0 0 0 0 
100000 100000 100000 100000 
14 14 14 14 
0 0 0 0 .  - 
386 2 
3988 
100000 100000 100000 100000 
6 6 6 6 
4114 
0 0 0 0 
4618 
100001 100001 100001 100001 - 
4744 
4870 
5374 
5500 
5626 
5 5 5 5 
0 0 0 0 
100000 100000 100000 100000 
16 16 16 16 
0 0 0 0 
6130 
100001 100001 100001 100001 
6256 
6382 
6886 
15 15 15 15 
0 0 0 0 
100000 100000 100000 100000 
14572 
15 15 15 15 
14698 . 0 0 
0 0 
15202 
15328 16 16 
100001 100001 100001 100001 
16 16 
15454 
15958 
16084 
16210 
16714 
16840 
16966 
17470 
17596 
17722 
0 0 0 0 
100001 100001 100001' 100001 
14 14 14 14 
0 0 0 0 
100001 100001 100001 100001 
4 4 4 4 
0 0 0 0 
100001 100001 100001 100001 
14 14 14 14 
0 0 0 0 
18226 
100001 100001 100001 100001 - 
18352 
18478 
18982 
19108 
19234 
14 14 14 14 
0 0 0 0 
100000 100000 100000 100000 
7 7 7 7 
0 0 0 0 
19738 
100001 100001 100001 100001 
19864 
19990 
6 6 6 6 
0 0 0 0 - 
20494 
100002 100002 100002 100002 
20620 
20746 
5 5 5 5 
0 0 0 0 
21250 
100003 100003 100003 100003 
21376 7 7 
7 7 
21502 
22006 
0 0 0 0 
-118- 
100001 100001 
22132 
16 16 
22258 
0 0 
22762 
100001 100001 
22880 
6 6 
23014 
0 0 
23518 
100003 100003 
23644 
15 15 
23770 
0 0 
24274 
100003 100003 
24400 
5 5 
24526 
0 0 
25030 
25 25 
25156 
5 5 
25282 
0 0 
25786 
25 25 
25912 
15 15 
26038 
0 0 
26542 
1025 1025 
26668 
6 6 
26794 
0 0 
27290 
1025 1025 
27424 
16 16 
27550 
0 0 
28054 
25 25 
28180 
7 7 
28306 
0 0 
28810 
125 425 
28936 
5 5 
29062 
0 0 
29566 
100001 100001 
16 16 
0 0 
100001 100001 
6 6 
0 0 
100003 100003 
15 
0 
100003 
5 
0 
25 
5 
0 
25 
15 
0 
1025 
6 
0 
1025 
16 
0 
25 
7 
0 
425 
5 
0 
15 
0 
100003 
5 
0 
25 
5 
0 
25 
15 
0 
1025 
6 
0 
1025 
16 
0 
25 
7 
0 
425 
5 
0 
1025 1025 
29692 
6 6 
29818 
0 0 
30322 
1425 1425 
30448 
7 7 
30574 
0 0 
31078 
1025 1025 
31204 
14 14 
31330 
0 0 
31834 
1025 1025 
31960 
14 14 
32086 
0 0 
32590 
1025 1025 
32716 
4 4 
32842 
0 0 
33346 
1025 1025 
33472 
14 14 
33598 
0 0 
34102 
1025 1025 
34228 
16 16 
34354 
0 0 
34858 
1425 1425 
34984 
15 15 
35110 
0 0 
35614 
1025 1025 
35740 
6 6 
35866 
0 0 
36370 
1425 1425 
36496 
5 5 
36622 
0 0 
37126 
1025 
6 
0 
1425 
7 
0 
1025 
14 
0 
1025 
14 
0 
1025 
4 
0 
1025 
14 
0 
1025 
16 
0 
1425 
15 
0 
1025 
6 
0 
1425 
5 
0 
1025 
6 
0 
1425 
7 
0 
io25 
14 
0 
1025 
14 
0 
1025 
4 
0 
1025 
14 
0 
1025 
16 
0 
1425 
15 
0 
1025 
6 
0 
1425 
5 
0 
-119- 
25 25 
37252 
5 5 
37378 
0 0 
37882 
425 425 
38008 
7 7 
381 34 
0 0 
386 38 
1025 1025 
38764 
7 7 
38890 
0 0 
39394 
1425 1425 
39520 
6 6 
39646 
0 0 
40150 
425 425 
40276 
15 15 
40402 
0 0 
40906 
425 425 
41032 
5 5 
41158 
0 0 
41662 
1425 1425 
41788 
16 16 
41914 
0 0 
42418 
1425 1425 
42544 
6 6 
42670 
0 0 
43174 
1025 1025 
13300 
15 15 
43426 
0 0 
43930 
1425 1425 
44056 
16 16 
44182 
0 0 
11686 
25 
5 
0 
425 
7 
0 
1025 
7 
0 
1425 
6 
0 
425 
15 
0 
425 
5 
0 
1425 
16 
0 
1425 
6 
0 
1025 
15 
0 
1425 
16 
0 
25 
5 
0 
425 
7 
0 
‘1025 
7 
0 
1425 
6 
0 
.425 
15 
0 
425 
5 
0 
1425 
16 
0 
1425 
6 
0 
102s 
15 
0 
1425 
16 
0 
1025 1025 
44012 
5 5 
44938 
0 0 
45442 
1425 1425 
45568 
6 6 
45694 
0 0 
46198 
1425 1425 
46324 
14 14 
46450 
0 0 
46954 
1425 1425 
47080 
14 14 
47206 
0 0 
47710 
1425 1425 
47836 
14 14 
47962 
0 0 
48466 
1425 1425 
48592 
4 4 
1025 
5 
0 
1425 
6 
0 
1425 
14 
0 
1425 
14 
0 
1425 
14 
0 
1425 
4 
1025 
5 
0 
1425 
6 
0 
1425 
14 
0 
1425 
14 
0 
1425 
14 
0 
1425 
4 
c 
-120- 
Voter Test BO1 3XD 
f 
I 
VE3013XD GOOD CIRCUIT 
12 
0 0 0 0 
0 0 0 0 
0 0 0 0 
0 0 0 0 
100000 100000 100000 100000 
10 10 10 10 
0 0 0 0 
100000 100000 100000 100000 
14 14 14 14 
0 0 0 0 
100 
226 
334 
838 
964 
1090 
1594 
1720 
1846 
2350 
100000 100000 100000 100000 
2476 
2602 
3106 
3232 
3358 
3862 
3988 
41 14 
4618 
4744 
4870 
5374 
5500 
5626 
6130 
6256 
6 38 2 
6886 
14 14 14 14 
0 0 0 0 
100000 100000 100000 100000 
14 14 14 14 
0 0 0 0 
100000 100000 100000 100000 
12 12 12 12 
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